[go: up one dir, main page]

WO2018018493A1 - Procédé et système d'application de valeurs de température de multiples zones à une puce à noyaux multiples - Google Patents

Procédé et système d'application de valeurs de température de multiples zones à une puce à noyaux multiples Download PDF

Info

Publication number
WO2018018493A1
WO2018018493A1 PCT/CN2016/092037 CN2016092037W WO2018018493A1 WO 2018018493 A1 WO2018018493 A1 WO 2018018493A1 CN 2016092037 W CN2016092037 W CN 2016092037W WO 2018018493 A1 WO2018018493 A1 WO 2018018493A1
Authority
WO
WIPO (PCT)
Prior art keywords
temperature value
temperature
interval
core
threads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2016/092037
Other languages
English (en)
Chinese (zh)
Inventor
张升泽
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to PCT/CN2016/092037 priority Critical patent/WO2018018493A1/fr
Publication of WO2018018493A1 publication Critical patent/WO2018018493A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/20—Cooling means

Definitions

  • the present invention relates to the field of electronics, and in particular, to a method and system for applying multi-interval temperature values in a multi-core chip.
  • Chip English is Chip; Chipset is Chipset.
  • the chip generally refers to the carrier of the integrated circuit, and is also the result of the integrated circuit after being designed, manufactured, packaged, and tested. It is usually an independent whole that can be used immediately.
  • the words "chip” and "integrated circuit” are often mixed. For example, in the common discussion topic, integrated circuit design and chip design say that the chip industry, the integrated circuit industry, and the IC industry are often also meanings. . In fact, these two words are related and different.
  • Integrated circuit entities often exist in the form of chips, because narrowly defined integrated circuits emphasize the circuit itself, such as a phase-shifted oscillator that is simply connected with only five components. When it is still on the drawing, we It can also be called an integrated circuit.
  • this small integrated circuit When we want to use this small integrated circuit for application, it must be a separate piece of real object, or embedded in a larger integrated circuit, relying on the chip to play its role; Focusing on the design and layout of the circuit, the chip emphasizes the integration, production and packaging of the circuit.
  • the generalized integrated circuit when it comes to the industry (different from other industries), can also contain various meanings related to the chip.
  • a method for applying multi-interval temperature values in a multi-core chip is provided, which solves the shortcomings of the prior art that cannot achieve effective temperature control of a multi-core chip.
  • a method for applying a multi-interval temperature value to a multi-core chip comprising the steps of:
  • the method further includes:
  • the method further includes:
  • an application system for multi-interval temperature values in a multi-core chip comprising:
  • a dividing unit configured to divide the number of threads into a plurality of thread number intervals, and divide the temperature value into a plurality of temperature value intervals according to the temperature value;
  • the temperature unit is configured to acquire the number of threads corresponding to the current core, obtain a corresponding thread number interval according to the number of threads, and a temperature value interval corresponding to the thread number interval, and adjust the temperature of the core to the temperature value interval.
  • system further includes:
  • the adjusting unit is configured to obtain a change value of the number of threads, and adjust the temperature of the core according to the change value.
  • system further includes:
  • a storage unit for recording an operating temperature value of the core for recording an operating temperature value of the core.
  • the technical solution provided by the specific embodiment of the present invention divides the number of threads into a plurality of thread number intervals, divides the temperature value into multiple temperature value intervals according to the temperature value, and establishes a mapping relationship between multiple temperature value intervals and thread number intervals. Obtaining the number of threads corresponding to the current core, obtaining the corresponding thread number interval and the temperature value interval corresponding to the thread number interval according to the number of the thread, and adjusting the temperature of the core to the temperature value interval, so that the temperature is performed The advantages of effective control.
  • FIG. 1 is a flow chart of a method for applying multi-interval temperature values to a multi-core chip according to the present invention
  • FIG. 2 is a structural diagram of an application system of a multi-interval temperature value in a multi-core chip according to the present invention.
  • FIG. 1 is a flowchart of a method for applying a multi-interval temperature value to a multi-core chip according to a first preferred embodiment of the present invention.
  • the method is implemented by an electronic chip, and the method is as shown in FIG. 1 .
  • Step S101 dividing the number of threads into a plurality of thread number intervals, and dividing the temperature value into a plurality of temperature value intervals according to the magnitude of the temperature value;
  • Step S102 Establish a mapping relationship between a plurality of temperature value intervals and a thread number interval.
  • step S103 the number of threads corresponding to the current core is obtained, and the corresponding thread number interval and the temperature value interval corresponding to the thread number interval are obtained according to the number of the threads, and the temperature of the core is adjusted to the temperature value interval.
  • the technical solution provided by the specific embodiment of the present invention divides the number of threads into a plurality of thread number intervals, divides the temperature value into multiple temperature value intervals according to the temperature value, and establishes a mapping relationship between multiple temperature value intervals and thread number intervals. Obtaining the number of threads corresponding to the current core, obtaining the corresponding thread number interval and the temperature value interval corresponding to the thread number interval according to the number of the thread, and adjusting the temperature of the core to the temperature value interval, so that the temperature is performed The advantages of effective control.
  • the foregoing method may further include:
  • the foregoing method may further include:
  • FIG. 2 is a schematic diagram of a multi-interval temperature value application system for a multi-core chip according to a second preferred embodiment of the present invention.
  • the system includes:
  • the dividing unit 201 is configured to divide the number of threads into a plurality of thread number intervals, and divide the temperature value into a plurality of temperature value intervals according to the magnitude of the temperature value;
  • the establishing unit 202 is configured to establish a mapping relationship between the plurality of temperature value intervals and the thread number interval;
  • the temperature unit 203 is configured to acquire the number of threads corresponding to the current core, obtain the corresponding thread number interval and the temperature value interval corresponding to the thread number interval according to the number of the threads, and adjust the temperature of the core to the temperature value interval.
  • the technical solution provided by the specific embodiment of the present invention divides the number of threads into a plurality of thread number intervals, divides the temperature value into multiple temperature value intervals according to the temperature value, and establishes a mapping relationship between multiple temperature value intervals and thread number intervals. Obtaining the number of threads corresponding to the current core, obtaining the corresponding thread number interval and the temperature value interval corresponding to the thread number interval according to the number of the thread, and adjusting the temperature of the core to the temperature value interval, so that the temperature is performed The advantages of effective control.
  • the above system may further include:
  • the adjusting unit 204 is configured to acquire a change value of the number of threads, and adjust the temperature of the core according to the change value.
  • the above system may further include:
  • the storage unit 205 is configured to record an operating temperature value of the core.
  • Computer readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one location to another.
  • a storage medium may be any available media that can be accessed by a computer.
  • the computer readable medium may include random access memory (Random) Access Memory, RAM), Read-Only Memory (ROM), Electrically Erasable Programmable Read Only Memory (Electrically Erasable Programmable Read-Only Memory, EEPROM), Compact Disc Read-Only Memory, CD-ROM, or other optical disc storage, magnetic storage medium or other magnetic storage device, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer. Also. Any connection may suitably be a computer readable medium.
  • a disk and a disc include a compact disc (CD), a laser disc, a compact disc, a digital versatile disc (DVD), a floppy disk, and a Blu-ray disc, wherein the disc is usually magnetically copied, and the disc is The laser is used to optically replicate the data. Combinations of the above should also be included within the scope of the computer readable media.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Apparatus Associated With Microorganisms And Enzymes (AREA)

Abstract

L'invention concerne un procédé et un système d'application de valeurs de température de multiples zones à une puce à noyaux multiples. Le procédé comprend les étapes suivantes consistant à : diviser une quantité de fils en une pluralité de zones de quantité de fils et diviser les valeurs de température en une pluralité de zones de valeurs de température en fonction de l'amplitude des valeurs de température (S101) ; établir une relation de correspondance entre la pluralité de zones de valeurs de température et les zones de quantité de fils (S102) ; et obtenir la quantité de fils correspondant à un cœur actuel, obtenir en fonction de la quantité des fils la zone de quantité de fils lui correspondant et la zone de valeurs de température correspondant à la zone de quantité de fils et ajuster la température du cœur à la zone de valeurs de température (S103). Le procédé et le système présentent l'avantage de réguler efficacement la température.
PCT/CN2016/092037 2016-07-28 2016-07-28 Procédé et système d'application de valeurs de température de multiples zones à une puce à noyaux multiples Ceased WO2018018493A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2016/092037 WO2018018493A1 (fr) 2016-07-28 2016-07-28 Procédé et système d'application de valeurs de température de multiples zones à une puce à noyaux multiples

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2016/092037 WO2018018493A1 (fr) 2016-07-28 2016-07-28 Procédé et système d'application de valeurs de température de multiples zones à une puce à noyaux multiples

Publications (1)

Publication Number Publication Date
WO2018018493A1 true WO2018018493A1 (fr) 2018-02-01

Family

ID=61015380

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/092037 Ceased WO2018018493A1 (fr) 2016-07-28 2016-07-28 Procédé et système d'application de valeurs de température de multiples zones à une puce à noyaux multiples

Country Status (1)

Country Link
WO (1) WO2018018493A1 (fr)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1755658A (zh) * 2004-09-30 2006-04-05 株式会社东芝 多处理器计算机和程序
US20090089792A1 (en) * 2007-09-27 2009-04-02 Sun Microsystems, Inc. Method and system for managing thermal asymmetries in a multi-core processor
CN101639723A (zh) * 2008-08-02 2010-02-03 联想（新加坡）私人有限公司 计算机的散热系统
CN105138036A (zh) * 2015-09-14 2015-12-09 北京星网锐捷网络技术有限公司 一种集成电路的温度控制方法及装置
CN106292950A (zh) * 2016-07-28 2017-01-04 张升泽 多区间温度值在多核芯片的应用方法及系统

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1755658A (zh) * 2004-09-30 2006-04-05 株式会社东芝 多处理器计算机和程序
US20090089792A1 (en) * 2007-09-27 2009-04-02 Sun Microsystems, Inc. Method and system for managing thermal asymmetries in a multi-core processor
CN101639723A (zh) * 2008-08-02 2010-02-03 联想（新加坡）私人有限公司 计算机的散热系统
CN105138036A (zh) * 2015-09-14 2015-12-09 北京星网锐捷网络技术有限公司 一种集成电路的温度控制方法及装置
CN106292950A (zh) * 2016-07-28 2017-01-04 张升泽 多区间温度值在多核芯片的应用方法及系统

Similar Documents

Publication Publication Date Title
WO2018018493A1 (fr) Procédé et système d'application de valeurs de température de multiples zones à une puce à noyaux multiples
WO2018018494A1 (fr) Procédé et système d'attribution de puissance sur la base d'une attribution multi-zone
WO2018018491A1 (fr) Procédé et système d'attribution d'une tension d'une puce électronique dans une pluralité d'intervalles
WO2018018424A1 (fr) Procédé de régulation de température et système sur puce associé
WO2018018492A1 (fr) Procédé et système d'attribution d'un courant dans une pluralité d'intervalles à l'intérieur d'une puce multicœur
WO2018018495A1 (fr) Procédé et système de commande de la quantité de ventilation multi-intervalle d'une puce électronique
WO2018018448A1 (fr) Procédé et système pour abaisser la température d'une puce
WO2018010086A1 (fr) Procédé et système d'envoi d'informations de signal de puce électronique
WO2018018450A1 (fr) Procédé et système d'application d'une limite de courant à utiliser dans une puce multicœur
WO2018018451A1 (fr) Procédé et système de répartition de puissance dans une puce électronique
WO2018018449A1 (fr) Procédé et système de réduction de tension basés sur une puce multicœur
WO2018014300A1 (fr) Procédé et système de mise en œuvre d'énergie pour une puce multi-cœur
WO2018014298A1 (fr) Procédé et système de distribution interne de tension pour puce électronique
WO2018014299A1 (fr) Procédé et système de distribution de courant dans une pluralité de cœurs
WO2018018452A1 (fr) Procédé et système d'application de balance de charge dans une puce à noyaux multiples
WO2018010155A1 (fr) Procédé et système de modulation de courant de puce électronique
WO2018010156A1 (fr) Procédé et système de modulation de signal de puce électronique
WO2018014184A1 (fr) Procédé et système de modulation de puissance destinés à une puce électronique
WO2018010154A1 (fr) Procédé et système de modulation de tension de puce électronique
WO2018006307A1 (fr) Procédé et système de prétraitement associé à la puissance pour puce électronique
WO2018014186A1 (fr) Procédé et système de stockage de courant pour puce électronique
WO2018014183A1 (fr) Procédé et système de modulation de bruit destinés à une puce électronique
WO2018014185A1 (fr) Procédé et système de mémorisation de tension pour puce électronique
WO2018000330A1 (fr) Procédé et système de prétraitement d'un signal de puce électronique
WO2017219298A1 (fr) Procédé et système permettant de stocker un signal d'une puce électronique

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16910074

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205 DATED 03/07/2019)

122 Ep: pct application non-entry in european phase

Ref document number: 16910074

Country of ref document: EP

Kind code of ref document: A1