WO2008096674A1 - 不揮発性半導体記憶装置及びその書き換え方法 - Google Patents
不揮発性半導体記憶装置及びその書き換え方法 Download PDFInfo
- Publication number
- WO2008096674A1 WO2008096674A1 PCT/JP2008/051654 JP2008051654W WO2008096674A1 WO 2008096674 A1 WO2008096674 A1 WO 2008096674A1 JP 2008051654 W JP2008051654 W JP 2008051654W WO 2008096674 A1 WO2008096674 A1 WO 2008096674A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- resistance
- voltage
- storage device
- semiconductor storage
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5685—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using storage elements comprising metal oxide memory material, e.g. perovskites
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
- H10N70/028—Formation of switching materials, e.g. deposition of layers by conversion of electrode material, e.g. oxidation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
- G11C2013/0071—Write using write potential applied to access device gate
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
- G11C2013/009—Write using potential difference applied between cell electrodes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/10—Resistive cells; Technology aspects
- G11C2213/15—Current-voltage curve
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/30—Resistive cell, memory material aspects
- G11C2213/32—Material having simple binary metal oxide structure
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/30—Resistive cell, memory material aspects
- G11C2213/34—Material includes an oxide or a nitride
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/72—Array wherein the access device being a diode
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/77—Array wherein the memory element being directly connected to the bit lines and word lines without any access device being used
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/79—Array wherein the access device being a transistor
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
抵抗変化現象の統一的な現象把握に基づき構造設計された、精度高く安定した抵抗制御ができる信頼性の高い大規模な不揮発性半導体記憶装置を提供する。両端に電圧が印加されることで抵抗特性が遷移し、抵抗特性に応じて異なる情報が関連付けられることで情報の記憶が可能な可変抵抗素子を有するメモリセルを複数備えるメモリセルアレイ11と、可変抵抗素子の一方の端子に直列に接続する負荷回路14と、前記直列回路の両端に電圧を印加する電圧発生回路17とを備える。可変抵抗素子が、負荷回路の負荷抵抗特性又は前記電圧発生回路からの発生電圧条件の何れか一方、又は双方を変更することで設定された遷移条件の下で電圧発生回路14からの発生電圧が印加されると、少なくとも3つの異なる抵抗特性の中から選択される一の抵抗特性に対して選択的に遷移され、少なくとも3値の情報の記憶が可能に構成されている。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/525,615 US8139392B2 (en) | 2007-02-09 | 2008-02-01 | Nonvolatile semiconductor memory device and writing method of the same |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007-031168 | 2007-02-09 | ||
| JP2007031168A JP4221031B2 (ja) | 2007-02-09 | 2007-02-09 | 不揮発性半導体記憶装置及びその書き換え方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2008096674A1 true WO2008096674A1 (ja) | 2008-08-14 |
Family
ID=39681585
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2008/051654 Ceased WO2008096674A1 (ja) | 2007-02-09 | 2008-02-01 | 不揮発性半導体記憶装置及びその書き換え方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US8139392B2 (ja) |
| JP (1) | JP4221031B2 (ja) |
| WO (1) | WO2008096674A1 (ja) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2012102025A1 (ja) * | 2011-01-27 | 2012-08-02 | パナソニック株式会社 | 不揮発性記憶装置 |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5201138B2 (ja) * | 2007-06-15 | 2013-06-05 | 日本電気株式会社 | 半導体装置及びその駆動方法 |
| JP4460646B2 (ja) | 2008-06-03 | 2010-05-12 | パナソニック株式会社 | 不揮発性記憶素子、不揮発性記憶装置、および不揮発性半導体装置 |
| JP4485605B2 (ja) * | 2008-09-30 | 2010-06-23 | パナソニック株式会社 | 抵抗変化素子の駆動方法、初期処理方法、及び不揮発性記憶装置 |
| US8179714B2 (en) | 2008-10-21 | 2012-05-15 | Panasonic Corporation | Nonvolatile storage device and method for writing into memory cell of the same |
| JP4653260B2 (ja) | 2009-04-10 | 2011-03-16 | パナソニック株式会社 | 不揮発性記憶素子の駆動方法 |
| JP4703789B2 (ja) * | 2009-07-28 | 2011-06-15 | パナソニック株式会社 | 抵抗変化型不揮発性記憶装置及びその書き込み方法 |
| JP5121864B2 (ja) * | 2010-03-02 | 2013-01-16 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| JP2012038387A (ja) * | 2010-08-06 | 2012-02-23 | Toshiba Corp | 半導体記憶装置 |
| US8723154B2 (en) * | 2010-09-29 | 2014-05-13 | Crossbar, Inc. | Integration of an amorphous silicon resistive switching device |
| WO2012153488A1 (ja) * | 2011-05-11 | 2012-11-15 | パナソニック株式会社 | クロスポイント型抵抗変化不揮発性記憶装置およびその読み出し方法 |
| US9312029B2 (en) * | 2014-03-10 | 2016-04-12 | Macronix International Co., Ltd. | Memory device and associated controlling method |
| US9425237B2 (en) * | 2014-03-11 | 2016-08-23 | Crossbar, Inc. | Selector device for two-terminal memory |
| US9633724B2 (en) | 2014-07-07 | 2017-04-25 | Crossbar, Inc. | Sensing a non-volatile memory device utilizing selector device holding characteristics |
| US10211397B1 (en) | 2014-07-07 | 2019-02-19 | Crossbar, Inc. | Threshold voltage tuning for a volatile selection device |
| US9460788B2 (en) | 2014-07-09 | 2016-10-04 | Crossbar, Inc. | Non-volatile memory cell utilizing volatile switching two terminal device and a MOS transistor |
| US10115819B2 (en) | 2015-05-29 | 2018-10-30 | Crossbar, Inc. | Recessed high voltage metal oxide semiconductor transistor for RRAM cell |
| US10096362B1 (en) | 2017-03-24 | 2018-10-09 | Crossbar, Inc. | Switching block configuration bit comprising a non-volatile memory cell |
| KR20230090009A (ko) * | 2021-12-14 | 2023-06-21 | 삼성전자주식회사 | 보조 전원 장치를 포함하는 스토리지 장치 및 그의 동작 방법 |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004185756A (ja) * | 2002-12-05 | 2004-07-02 | Sharp Corp | 不揮発性メモリ装置 |
| JP2005235360A (ja) * | 2004-01-20 | 2005-09-02 | Sony Corp | 記憶装置 |
| JP2006202411A (ja) * | 2005-01-20 | 2006-08-03 | Sharp Corp | 不揮発性半導体記憶装置及びその制御方法 |
| KR100657966B1 (ko) * | 2005-08-11 | 2006-12-14 | 삼성전자주식회사 | 리셋 전류 안정화를 위한 메모리 소자의 제조 방법 |
| WO2006137111A1 (ja) * | 2005-06-20 | 2006-12-28 | Fujitsu Limited | 不揮発性半導体記憶装置及びその書き込み方法 |
| WO2007007608A1 (ja) * | 2005-07-12 | 2007-01-18 | Sharp Kabushiki Kaisha | 半導体記憶装置及びその製造方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6018476A (en) * | 1996-09-16 | 2000-01-25 | Altera Corporation | Nonvolatile configuration cells and cell arrays |
| JP4113493B2 (ja) | 2003-06-12 | 2008-07-09 | シャープ株式会社 | 不揮発性半導体記憶装置及びその制御方法 |
| KR100682895B1 (ko) | 2004-11-06 | 2007-02-15 | 삼성전자주식회사 | 다양한 저항 상태를 지닌 저항체를 이용한 비휘발성메모리 소자 및 그 작동 방법 |
| JP4203506B2 (ja) * | 2006-01-13 | 2009-01-07 | シャープ株式会社 | 不揮発性半導体記憶装置及びその書き換え方法 |
| JP4594878B2 (ja) * | 2006-02-23 | 2010-12-08 | シャープ株式会社 | 可変抵抗素子の抵抗制御方法及び不揮発性半導体記憶装置 |
| JP4088324B1 (ja) * | 2006-12-08 | 2008-05-21 | シャープ株式会社 | 不揮発性半導体記憶装置 |
-
2007
- 2007-02-09 JP JP2007031168A patent/JP4221031B2/ja not_active Expired - Fee Related
-
2008
- 2008-02-01 US US12/525,615 patent/US8139392B2/en not_active Expired - Fee Related
- 2008-02-01 WO PCT/JP2008/051654 patent/WO2008096674A1/ja not_active Ceased
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004185756A (ja) * | 2002-12-05 | 2004-07-02 | Sharp Corp | 不揮発性メモリ装置 |
| JP2005235360A (ja) * | 2004-01-20 | 2005-09-02 | Sony Corp | 記憶装置 |
| JP2006202411A (ja) * | 2005-01-20 | 2006-08-03 | Sharp Corp | 不揮発性半導体記憶装置及びその制御方法 |
| WO2006137111A1 (ja) * | 2005-06-20 | 2006-12-28 | Fujitsu Limited | 不揮発性半導体記憶装置及びその書き込み方法 |
| WO2007007608A1 (ja) * | 2005-07-12 | 2007-01-18 | Sharp Kabushiki Kaisha | 半導体記憶装置及びその製造方法 |
| KR100657966B1 (ko) * | 2005-08-11 | 2006-12-14 | 삼성전자주식회사 | 리셋 전류 안정화를 위한 메모리 소자의 제조 방법 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2012102025A1 (ja) * | 2011-01-27 | 2012-08-02 | パナソニック株式会社 | 不揮発性記憶装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP4221031B2 (ja) | 2009-02-12 |
| US20100073983A1 (en) | 2010-03-25 |
| US8139392B2 (en) | 2012-03-20 |
| JP2008198275A (ja) | 2008-08-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2008096674A1 (ja) | 不揮発性半導体記憶装置及びその書き換え方法 | |
| TW200739580A (en) | Nonvolatile semiconductor memory device | |
| WO2006122111A3 (en) | Memory arrays using nanotube articles with reprogrammable resistance | |
| WO2009031231A1 (ja) | 半導体装置 | |
| EP1566810A3 (en) | Resistive memory device with stable writing | |
| WO2008126166A1 (ja) | 不揮発性半導体記憶装置及びその読み出し方法 | |
| TW200733358A (en) | Memory cell comprising switchable semiconductor memory element with trimmable resistance | |
| WO2009122347A3 (en) | Multiple bit phase change memory cell | |
| WO2008105155A1 (ja) | 不揮発性メモリ装置、および不揮発性メモリ装置におけるデータ書込方法 | |
| TW200636726A (en) | Non-volatile semiconductor memory device | |
| WO2007008902A3 (en) | Nonvolatile memory cell comprising switchable resistor and transistor | |
| WO2009016824A1 (ja) | 不揮発性記憶装置 | |
| WO2009034687A1 (ja) | 不揮発性記憶装置および不揮発性記憶装置へのデータ書込方法 | |
| TW200733113A (en) | Reversible resistivity-switching metal oxide or nitride layer with added metal | |
| US20140104933A1 (en) | Semiconductor memory | |
| EP1571673A3 (en) | Memory device | |
| JP2010009674A5 (ja) | ||
| WO2013101499A3 (en) | Low forming voltage non-volatile storage device | |
| TW200620307A (en) | Semiconductor memory device | |
| EP2787507A3 (en) | Resistive memory cells and their programming, reading and operating methods | |
| WO2009126874A3 (en) | Non-volatile multi-level re-writable memory cell incorporating a diode in series with multiple resistors and method for writing same | |
| EP1562200A3 (en) | Nonvolatile semiconductor memory device | |
| CN102870161A (zh) | 用于磁性位单元元件的不对称写入方案 | |
| WO2005072090A3 (en) | Multi-terminal devices having logic functionality | |
| TW200625621A (en) | Phase-change multi-level cell and operating method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08710698 Country of ref document: EP Kind code of ref document: A1 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 12525615 Country of ref document: US |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 08710698 Country of ref document: EP Kind code of ref document: A1 |