[go: up one dir, main page]

US20080296565A1 - Method of fabricating polycrystalline silicon layer, tft fabricated using the same, method of fabricating tft, and organic light emitting diode display device having the same - Google Patents

Method of fabricating polycrystalline silicon layer, tft fabricated using the same, method of fabricating tft, and organic light emitting diode display device having the same Download PDF

Info

Publication number
US20080296565A1
US20080296565A1 US12/130,340 US13034008A US2008296565A1 US 20080296565 A1 US20080296565 A1 US 20080296565A1 US 13034008 A US13034008 A US 13034008A US 2008296565 A1 US2008296565 A1 US 2008296565A1
Authority
US
United States
Prior art keywords
metal
layer pattern
layer
polycrystalline silicon
crystallization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/130,340
Other languages
English (en)
Inventor
Byoung-Keon Park
Jin-Wook Seo
Tae-Hoon Yang
Kil-won Lee
Ki-Yong Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung SDI Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung SDI Co Ltd filed Critical Samsung SDI Co Ltd
Assigned to SAMSUNG SDI CO., LTD. reassignment SAMSUNG SDI CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, KIL-WON, LEE, KI-YONG, PARK, BYOUNG-KEON, SEO, JIN-WOOK, YANG, TAE-HOON
Publication of US20080296565A1 publication Critical patent/US20080296565A1/en
Assigned to SAMSUNG MOBILE DISPLAY CO., LTD. reassignment SAMSUNG MOBILE DISPLAY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SAMSUNG SDI CO., LTD.
Priority to US13/464,579 priority Critical patent/US8790967B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H10P36/03—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0314—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral top-gate TFTs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0316—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral bottom-gate TFTs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H10D30/6713—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0221—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies
    • H10D86/0223—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies comprising crystallisation of amorphous, microcrystalline or polycrystalline semiconductor materials
    • H10D86/0225—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies comprising crystallisation of amorphous, microcrystalline or polycrystalline semiconductor materials using crystallisation-promoting species, e.g. using a Ni catalyst
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10P36/07—
    • H10P14/3238—
    • H10P14/3411—
    • H10P14/3806—

Definitions

  • aspects of the present invention relate to a method of fabricating a polycrystalline silicon layer, a thin film transistor (TFT) fabricated using the same, a method of fabricating the TFT, and an organic light emitting diode (OLED) display device having the same. More particularly, aspects of the present invention relate to a method of fabricating a polycrystalline silicon layer, crystallized using crystallization-induced metal, wherein the method removes the crystallization-induced metal existing in a region of the polycrystalline silicon layer to be a channel by forming and annealing a metal layer or a silicide layer thereof. Aspects of the present invention further relate to a TFT having a semiconductor layer fabricated using the polycrystalline silicon layer formed by the method so as to significantly reduce a leakage current, a method of fabricating the TFT, and an OLED display device having the same.
  • polycrystalline silicon layers have been widely used as semiconductor layers for TFTs because they have a high field-effect mobility and can be applied to high speed circuits and constitute CMOS circuits.
  • TFTs using polycrystalline silicon layers are typically used as active elements of active-matrix liquid crystal display (AMLCD) devices and switching and driving elements of OLEDs.
  • AMLCD active-matrix liquid crystal display
  • SPC solid phase crystallization
  • ELC excimer laser crystallization
  • MIC metal induced crystallization
  • MILC metal induced lateral crystallization
  • SPC is a method of annealing an amorphous silicon layer for several to several tens of hours at a temperature at or below the transition temperature of the glass used as a substrate of a display device employing a thin film transistor (typically, about 700° C. or less).
  • ELC is a method of crystallizing an amorphous silicon layer by irradiating the amorphous silicon layer with an excimer laser and locally heating the amorphous silicon layer to a high temperature for very short time.
  • MILC is a method of using phase transfer induction from amorphous silicon to polysilicon by contacting the amorphous silicon layer with metals such as nickel (Ni), palladium (Pd), gold (Au), and aluminum (Al), or implanting such metals into the amorphous silicon layer.
  • MILC is a method of inducing sequential crystallization of an amorphous silicon layer by lateral diffusion of silicide formed by reacting metal with silicon.
  • SPC has disadvantages of a long processing time and a risk of transformation of the substrate due to the long processing time and high temperature used for the annealing.
  • ELC has disadvantages in that expensive laser equipment is required and interfacial characteristics between a semiconductor layer and a gate insulating layer may be poor due to protrusions generated on the created polycrystallized surface.
  • MIC and MILC have disadvantages in that a large amount of crystallization-inducing metal remains on the crystallized polycrystalline silicon layer to increase the leakage current of a semiconductor layer of a TFT.
  • a gettering process may be performed to remove the crystallization-inducing metal.
  • the gettering process is generally performed using an impurity such as phosphorous or a noble gas, or by a method of forming an amorphous silicon layer on a polycrystalline silicon layer.
  • an impurity such as phosphorous or a noble gas
  • the crystallization-inducing metals may not be effectively removed from the polycrystalline silicon layer, and high leakage current may still be a problem.
  • aspects of the present invention provide a method of fabricating a polycrystalline silicon layer crystallized using crystallization-inducing metal by removing the crystallization-inducing metal remaining in a region of the polycrystalline silicon layer to be a channel, a thin film transistor (TFT) having a semiconductor layer formed of the polycrystalline silicon layer formed by the method so as to significantly lower leakage current, a method of fabricating the same, and an organic light emitting diode (OLED) display device using the same.
  • TFT thin film transistor
  • OLED organic light emitting diode
  • a method of removing a crystallization-inducing metal from a first predetermined region of a polycrystalline silicon layer crystallized using a crystallization-inducing metal includes providing a metal layer pattern or metal silicide layer pattern in contact with the polycrystalline silicon layer in a second predetermined region of the polycrystalline silicon layer; and performing annealing to getter the crystallization-inducing metal existing in the first predetermined region to the second predetermined region.
  • a method of fabricating a polycrystalline silicon layer includes forming an amorphous silicon layer on a substrate; crystallizing the amorphous silicon layer into a polycrystalline silicon layer using crystallization-inducing metal; forming a metal layer pattern or metal silicide layer pattern in contact with an upper or lower region of the polycrystalline silicon layer corresponding to a region excluding a channel region in the polycrystalline silicon layer; and annealing the substrate to getter the crystallization-inducing metal existing in the channel region in the polycrystalline silicon layer to a region in the polycrystalline silicon layer corresponding to the metal layer pattern or metal silicide layer pattern.
  • a TFT includes a substrate; a semiconductor layer disposed on the substrate and including a channel region, and source and drain regions; a metal layer pattern or metal silicide layer pattern disposed over or under the semiconductor layer corresponding to a region excluding the channel region; a gate electrode disposed to correspond to the channel region of the semiconductor layer; a gate insulating layer interposed between the gate electrode and the semiconductor layer to insulate the semiconductor layer from the gate electrode; and source and drain electrodes electrically connected to the source and drain regions of the semiconductor layer.
  • a method of fabricating a TFT includes preparing a substrate; forming an amorphous silicon layer on the substrate; crystallizing the amorphous silicon layer into a polycrystalline silicon layer using crystallization-inducing metal; forming a metal layer pattern or metal silicide layer pattern in contact with an upper or lower region of the polycrystalline silicon layer corresponding to a region excluding a channel region in the polycrystalline silicon layer; forming a gate electrode corresponding to the channel region of the polycrystalline silicon layer; forming a gate insulating layer between the gate electrode and the polycrystalline silicon layer to insulate the polycrystalline silicon layer from the gate electrode; forming source and drain electrodes electrically connected to source and drain regions of the polycrystalline silicon layer; and after forming the metal layer pattern or metal silicide layer pattern, annealing the substrate to getter the crystallization-inducing metal existing in the channel region of the polycrystalline silicon layer to a region of the polycrystalline silicon layer corresponding to the metal layer pattern or metal silicide
  • an OLED display device includes: a substrate; a semiconductor layer disposed on the substrate, and including a channel region and source and drain regions; a metal layer pattern or metal silicide layer pattern disposed over or under the semiconductor layer corresponding to a region excluding the channel region; a gate electrode disposed to correspond to the channel region of the semiconductor layer; a gate insulating layer interposed between the gate electrode and the semiconductor layer to insulate the semiconductor layer from the gate electrode; source and drain electrodes electrically connected to the source and drain regions of the semiconductor layer; a first electrode electrically connected to one of the source and drain electrodes; an organic layer disposed on the first electrode; and a second electrode disposed on the organic layer.
  • FIGS. 1A to 1D are cross-sectional views illustrating a crystallization process according to an embodiment of the present invention
  • FIGS. 2A and 2B are cross-sectional views illustrating a process of removing crystallization-inducing metal remaining in a region of a polycrystalline silicon layer to be a channel using a method of fabricating the polycrystalline silicon layer according to an embodiment of the present invention
  • FIGS. 3A to 3E are cross-sectional views illustrating a polycrystalline silicon layer and a mechanism of gettering crystallization-inducing metal in the polycrystalline silicon layer;
  • FIG. 4 is a cross-sectional view illustrating a process of removing crystallization-inducing metal remaining in a region of a polycrystalline silicon layer to be a channel using a method of fabricating the polycrystalline silicon layer according to another embodiment of the present invention
  • FIGS. 5A to 5C are cross-sectional views illustrating a process of fabricating a top-gate thin film transistor using the method of fabricating the polycrystalline silicon layer according to FIGS. 2A and 2B ;
  • FIGS. 6A to 6C are cross-sectional views illustrating a process of fabricating a bottom-gate thin film transistor using the method of fabricating the polycrystalline silicon layer according to the FIGS. 2A and 2B ;
  • FIGS. 7A to 7C are cross-sectional views illustrating a process of fabricating a top-gate thin film transistor using the method of fabricating the polycrystalline silicon layer according to FIG. 4 ;
  • FIG. 8 is a comparison graph of off-current values per unit width between semiconductor layers of a thin film transistor formed by a method of fabricating a polycrystalline silicon layer according to an exemplary embodiment of the present invention, and a thin film transistor formed by a conventional gettering method by phosphorous-doping;
  • FIG. 9 is a cross-sectional view of an organic light emitting diode (OLED) display device including a thin film transistor formed by the method of fabricating the polycrystalline silicon layer according to FIGS. 2A and 2B .
  • OLED organic light emitting diode
  • FIGS. 1A to 1D are cross-sectional views illustrating a crystallization process according to an embodiment of the present invention.
  • a buffer layer 110 may be formed on a substrate 100 , which is formed of glass or plastic.
  • the buffer layer 110 is an insulating layer and may be formed of silicon oxide, silicon nitride or a combination thereof by chemical vapor deposition (CVD) or physical vapor deposition (PVD).
  • CVD chemical vapor deposition
  • PVD physical vapor deposition
  • the buffer layer 110 serves to prevent the diffusion of moisture or impurities occurring in the substrate 100 or to adjust the heat transfer rate during crystallization, thereby allowing crystallization of an amorphous silicon layer to proceed easily.
  • an amorphous silicon layer 120 is formed on the buffer layer 110 .
  • the amorphous silicon layer 120 may be formed by CVD or PVD. Also, during or after forming the amorphous silicon layer 120 , a dehydrogenation process may be performed to lower the concentration of hydrogen.
  • the amorphous silicon layer 120 is crystallized into a polycrystalline silicon layer.
  • the amorphous silicon layer is crystallized into a polycrystalline silicon layer by a crystallization method using a crystallization-inducing metal, such as a metal induced crystallization (MIC) technique, a metal induced lateral crystallization (MILC) technique or a super grain silicon (SGS) technique.
  • a crystallization-inducing metal such as a metal induced crystallization (MIC) technique, a metal induced lateral crystallization (MILC) technique or a super grain silicon (SGS) technique.
  • MIC metal induced crystallization
  • MILC metal induced lateral crystallization
  • SGS super grain silicon
  • the SGS technique is a method of crystallizing an amorphous silicon layer in which the concentration of the crystallization-inducing metal diffused into the amorphous silicon layer is lowered in order to control the grain size of the polycrystalline silicon to be within the range of several ⁇ m to several hundreds of ⁇ m.
  • concentration of the crystallization-inducing metal increases the grain size of the polycrystalline silicon produced by spacing out the sites from which crystallization proceeds.
  • a capping layer may be formed on the amorphous silicon layer, and a crystallization-inducing metal layer may be formed on the capping layer and annealed to diffuse the crystallization-inducing metal into the amorphous silicon layer in a controlled manner.
  • a thin crystallization-inducing metal layer may be provided in order to diffuse into the amorphous silicon layer at a low concentration without the need to form the capping layer on the amorphous silicon layer.
  • the polycrystalline silicon layer is preferably formed by an SGS crystallization technique, which will now be described.
  • FIG. 1B is a cross-sectional view illustrating a process of forming a capping layer and a crystallization-inducing metal layer on the amorphous silicon layer.
  • a capping layer 130 is formed on the amorphous silicon layer 120 .
  • the capping layer 130 may be formed of any material through which a crystallization metal may diffuse through annealing such as, for example, silicon nitride or a combination of silicon nitride and silicon oxide.
  • the capping layer 130 is formed by any suitable deposition method such as, for example, CVD or PVD. As a non-limiting example, the capping layer 130 may be formed to a thickness of 1 to 2000 ⁇ .
  • the thickness of the capping layer 130 is less than 1 ⁇ , it may be difficult to control the amount of crystallization-inducing metal that diffuses through the capping layer 130 .
  • the thickness of the capping layer 130 is more than 2000 ⁇ , the amount of the crystallization-inducing metal that diffuses into the amorphous silicon layer 120 may be too small, such that it may be difficult to crystallize the amorphous silicon layer into a polycrystalline silicon layer.
  • a crystallization-inducing metal is deposited on the capping layer 130 to form a crystallization-inducing metal layer 140 .
  • the crystallization-inducing metal may be selected from the group consisting of nickel (Ni), palladium (Pd), silver (Ag), gold (Au), aluminum (Al), tin (Sn), antimony (Sb), copper (Cu), terbium (Tb) and cadmium (Cd), and Ni.
  • the crystallization-inducing metal may be Ni.
  • the crystallization-inducing metal layer 140 may be formed to have a surface density of 10 11 to 10 15 atoms/cm 2 on the capping layer 130 .
  • the amount of a seed i.e., a crystallization core, may be too small, and thus it may be difficult to crystallize the amorphous silicon layer into a polycrystalline silicon layer by the SGS crystallization technique.
  • the amount of crystallization-inducing metal diffused into the amorphous silicon layer may be too large, such that the grains produced in the polycrystalline silicon layer are smaller in size.
  • the amount of crystallization-inducing metal remaining in the polycrystalline layer also increases, and thus the characteristics of a semiconductor layer formed by patterning the polycrystalline silicon layer deteriorate.
  • FIG. 1C is a cross-sectional view illustrating a process of diffusing the crystallization-inducing metal through the capping layer to an interface of the amorphous silicon layer by annealing the substrate.
  • the substrate 100 having the buffer layer 110 , the amorphous silicon layer 120 , the capping layer 130 and the crystallization-inducing metal layer 140 is annealed 150 to move some of the crystallization-inducing metal of the crystallization-inducing metal layer 140 to the surface of the amorphous silicon layer 120 .
  • the amount of crystallization-inducing metal reaching the surface of the amorphous silicon layer 120 is determined by the diffusion blocking ability of the capping layer 130 , which is closely related to the thickness and/or the density of the capping layer 130 . That is, as the thickness and/or the density of the capping layer 130 increases, the diffused amount of the crystallization inducing metal decreases, and thus the produced grains become larger. On the other hand, if the thickness and/or the density of the capping layer 130 decreases, the diffused amount of the crystallization inducing metal increases, and thus the produced grains become smaller.
  • the annealing process 150 may be performed for several seconds to several hours at a temperature of 200 to 900° C. to diffuse the crystallization-inducing metal.
  • the annealing conditions are not limited to those described herein and may be selected to prevent a transformation of the substrate caused by excessive annealing and to enhance production costs and yield.
  • the annealing process 150 may be one of a furnace process, a rapid thermal annealing (RTA) process, an UV process and a laser process, as non-limiting examples.
  • FIG. 1D is a cross-sectional view illustrating a process of crystallizing the amorphous silicon layer into a polycrystalline silicon layer by using the diffused crystallization-inducing metal.
  • the amorphous silicon layer 120 is crystallized into a polycrystalline silicon layer 160 by the crystallization-inducing metals 140 b that have diffused to the surface of the amorphous silicon layer 120 through the capping layer 130 .
  • the diffused crystallization-inducing metal 140 b bonds with silicon of the amorphous silicon layer to form metal silicide, which forms a crystallization core, i.e., a seed, and thus the amorphous silicon layer is crystallized from the seed into the polycrystalline silicon layer.
  • An annealing process 170 may be performed without removing the capping layer 130 and the crystallization-inducing metal layer 140 , as shown in FIG. 1D .
  • the polycrystalline silicon layer may be formed by diffusing the crystallization-inducing metal onto the amorphous silicon layer 120 to form metal silicide, which is a crystallization core, removing the capping layer 130 and the crystallization-inducing metal layer 140 and then annealing the bared amorphous silicon layer.
  • FIGS. 2A and 2B are cross-sectional views illustrating a process of fabricating a polycrystalline silicon layer according to a first embodiment of the present invention.
  • a substrate 200 having a buffer layer 210 and a polycrystalline silicon layer 220 formed by crystallizing an amorphous silicon layer using crystallization-inducing metal as shown in FIGS. 1A to 1D is provided.
  • a metal layer pattern or metal silicide layer pattern 230 is formed on a predetermined region of the polycrystalline silicon layer 220 .
  • the predetermined region is selected as a region excluding a channel region in the finished TFT.
  • the metal layer pattern or metal silicide layer pattern 230 is formed of a metal having a smaller diffusion coefficient in the polycrystalline silicon layer 220 than that of the crystallization-inducing metal or an alloy thereof, or silicide thereof.
  • the metal or metal silicide of the metal layer pattern or metal silicide layer pattern 230 is selected for gettering properties, so that the crystallization-inducing metal is gettered to a region 220 a in the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230 .
  • the diffusion coefficient of metal or metal silicide of the metal layer pattern or metal silicide layer pattern 230 in the polycrystalline silicon layer 220 may be 1/100 or less of that of the crystallization-inducing metal.
  • the metal or metal silicide for gettering may be prevented from diffusing to another region in the polycrystalline silicon layer 220 from the region 220 a corresponding to the metal layer pattern or metal silicide layer pattern 230 .
  • Ni is widely used as the crystallization-inducing metal for crystallization into a polycrystalline silicon layer. Since Ni has a diffusion coefficient in polycrystalline silicon of approximately 10 ⁇ 5 cm 2 /s or less, the diffusion coefficient of the metal or metal silicide of the metal layer pattern or metal silicide layer pattern 230 used for gettering in a polycrystalline silicon layer crystallized by Ni may be 1/100 or less of that of Ni, i.e., from 0 to 10 ⁇ 7 cm 2 /s.
  • the metal layer pattern or metal silicide layer pattern 230 may include one selected from the group consisting of scandium (Sc), titanium (Ti), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), molybdenum (Mo), tungsten (W), manganese (Mn), rhenium (Re), ruthenium (Ru), osmium (Os), cobalt (Co), rhodium (Rh), iridium (Ir), platinum (Pt), yttrium (Y), lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), dysprosium (Dy), holmium (Ho), titanium nitride (TiN), tantalum nitride (TaN), and an alloy thereof, or a silicide thereof.
  • Sc scandium
  • Ti
  • the metal layer pattern or metal silicide layer pattern 230 may be formed on the polycrystalline silicon layer 220 to be spaced 50 ⁇ m or less apart from a region that will become a channel in the polycrystalline silicon layer 220 .
  • the pattern 230 is formed to be spaced more than 50 ⁇ m apart from a channel region, the crystallization-inducing metal existing in the channel region has to diffuse farther to be gettered in region 220 a corresponding to the pattern 230 . Consequently, it may be necessary to anneal the substrate for a longer time, thereby transforming the substrate and making it difficult to diffuse the crystallization inducing metal to the region.
  • the metal layer pattern or metal silicide layer pattern 230 may be formed to a thickness of 30 to 10000 ⁇ .
  • the thickness of the pattern 230 is less than 30 ⁇ , the crystallization-inducing metal may not be effectively gettered in the region 220 a of the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230 .
  • the thickness of the pattern 230 is more than 10000 ⁇ , the pattern 230 may be too thick, and thus, peeling of the layers may occur due to stress.
  • the metal layer pattern or metal silicide layer pattern 230 is formed by depositing a metal layer or a metal silicide layer only on a predetermined region of the polycrystalline silicon layer 220 and is then annealed for a subsequent gettering process, the metal layer pattern or metal silicide layer pattern 230 may be formed to a thickness of 30 to 10000 ⁇ .
  • the metal layer pattern or metal silicide layer pattern 230 may be formed to be in contact with a predetermined region of the polycrystalline silicon layer 220 by forming an intermediate layer on the polycrystalline silicon layer 220 , forming a hole in the intermediate layer to expose the predetermined region and depositing a metal layer or a metal silicide layer on the entire surface of the intermediate layer and the exposed region.
  • the metal layer or the metal silicide layer formed as such may be thermally expanded by annealing for the subsequent gettering to transform the substrate 200 , and thus the metal layer pattern or metal silicide layer pattern 230 may be formed to a thickness of 30 to 2000 ⁇ .
  • the substrate 200 having the buffer layer 210 , the polycrystalline silicon layer 220 , and the metal layer pattern or metal silicide layer pattern 230 is annealed.
  • the annealing process is performed to getter crystallization-inducing metal in a channel region of the polycrystalline silicon layer 220 by diffusing the crystallization-inducing metal to the region 220 a in the polycrystalline silicon layer 220 corresponding to metal layer pattern or metal silicide layer pattern 230 .
  • the annealing process may be performed for 10 seconds to 10 hours. If Ni was used as the crystallization-inducing metal, the annealing may be performed at a temperature of 500 to 993° C. In particular, Ni may be difficult to diffuse to a predetermined region in the polycrystalline silicon layer 220 at less than 500° C., and may exist in a liquid phase at more than 993° C., a eutectic point of Ni.
  • the annealing time is less than 10 seconds, it may be difficult to sufficiently remove the crystallization-inducing metal from the channel region of the polycrystalline silicon layer 220 .
  • the annealing time is more than 10 hours, the substrate 200 may be transformed due to the long annealing time, which is not desirable for production cost and yield.
  • an n-type impurity or a p-type impurity may be implanted into the region 220 a in the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230 .
  • the n-type impurity may be phosphorous (P)
  • the p-type impurity may be boron (B).
  • the gettering effect may be improved by forming a damage region 220 b using ions or plasma in the region 220 a in the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230 .
  • FIGS. 3A to 3E illustrate a polycrystalline silicon layer and a mechanism of gettering the crystallization-inducing metal in the polycrystalline silicon layer 220 using the metal layer pattern or metal silicide layer pattern 230 .
  • FIG. 3A is a cross-section of a polycrystalline silicon layer having a metal layer pattern or metal silicide layer pattern 230 and a region 220 a in the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230 .
  • FIGS. 3B to 3E are graphs that represent the concentration of the crystallization-inducing metal at the corresponding lateral positions of the polycrystalline silicon layer 220 of FIG. 3A at successive periods of time before ( FIG. 3B ), during ( FIG. 3C to 3D ) and after ( FIG. 3E ) the annealing.
  • the concentration of the crystallization-inducing metal in the polycrystalline silicon layer 220 is constant.
  • the metal of the metal layer pattern 230 bonds with silicon of the polycrystalline silicon layer 220 to form a metal silicide in the region 220 a in the polycrystalline silicon layer 220 corresponding to the metal layer pattern or metal silicide layer pattern 230 ; in the case of a metal silicide layer pattern, the metal silicide of the metal silicide layer pattern moves to the region 220 a in the polycrystalline silicon layer 220 .
  • the crystallization-inducing metal existing in the polycrystalline silicon layer 220 and which has a high diffusion coefficient in the polycrystalline silicon layer 220 , begins to randomly diffuse in the polycrystalline silicon layer 220 .
  • the crystallization-inducing metal in the region 220 a having the different metal silicide is thermodynamically more stable than the crystallization-inducing metal in a region in the polycrystalline silicon layer having no metal layer pattern or metal silicide layer pattern 230 .
  • the crystallization-inducing metal that diffuses to the region 220 a cannot escape.
  • the concentration of the crystallization-inducing metal in the polycrystalline silicon layer 220 adjacent to the region 220 a corresponding to the metal layer pattern or metal silicide layer pattern 230 gradually decreases, and thus a concentration difference occurs between the region 220 a and a region far from the region 220 a in the polycrystalline silicon layer 220 .
  • the crystallization-inducing metal in the polycrystalline layer 220 far away from the region 220 a corresponding to the metal layer pattern or metal silicide layer pattern 230 also diffuses to a region adjacent to the region 220 a.
  • the crystallization-inducing metal remaining in a region to be a channel in the polycrystalline silicon layer 220 may be removed using the metal layer pattern or metal silicide layer pattern 230 .
  • FIG. 4 is a cross-sectional view illustrating a process of fabricating a polycrystalline silicon layer using a method of fabricating the polycrystalline silicon layer according to a second embodiment of the present invention. Except for particular descriptions in the second embodiment that differ from the first embodiment, the process will be described with reference to the descriptions in the first embodiment.
  • a substrate 400 having a buffer layer 410 is provided. Then, a metal layer pattern or metal silicide layer pattern 420 is formed in a predetermined region on the buffer layer 410 to correspond to a region that does not include where a channel region will be formed later.
  • an amorphous silicon layer is formed on the substrate 400 having the metal layer pattern or metal silicide layer pattern 420 , and crystallized into a polycrystalline silicon layer 430 using crystallization-inducing metal as described in the embodiment of FIGS. 1A through 1D .
  • a gettering process in which the crystallization-inducing metal moves to a region 430 a in the polycrystalline silicon layer 430 corresponding to the metal layer pattern or metal silicide layer pattern 420 may be simultaneously performed.
  • the substrate 400 having the buffer layer 410 , the metal layer pattern or metal silicide layer pattern 420 and the polycrystalline silicon layer 430 is annealed.
  • the annealing process allows the crystallization-inducing metal existing in the region that will form a channel in the polycrystalline silicon layer 430 to diffuse to the region 430 a in the polycrystalline silicon layer 430 corresponding to the metal layer pattern or metal silicide layer pattern 420 so as to getter the crystallization-inducing metal in the channel region of the polycrystalline silicon layer 430 .
  • FIGS. 5A to 5C are cross-sectional views illustrating a process of fabricating a top-gate thin film transistor (TFT) including fabricating a polycrystalline silicon layer according to the first embodiment of the present invention.
  • TFT top-gate thin film transistor
  • a buffer layer 510 may be formed of silicon oxide, silicon nitride or a combination thereof on a substrate 500 , which is formed of glass, stainless steel or plastic.
  • the buffer layer 510 serves to prevent the diffusion of moisture or impurities generated on the substrate 500 and/or adjusts a heat transfer rate in crystallization so the amorphous silicon layer is crystallized easily.
  • an amorphous silicon layer is formed on the buffer layer 510 , and crystallized into a polycrystalline silicon layer using crystallization-inducing metal as in the embodiment of FIGS. 1A through 1D .
  • the polycrystalline silicon layer is patterned to form a semiconductor layer 520 .
  • the patterning process of polycrystalline silicon layer may be performed in a subsequent process.
  • a metal layer pattern or metal silicide layer pattern 530 is formed on the semiconductor layer 520 to be in contact with a top surface of a region excluding the region that will become a channel controlling the current of a TFT.
  • the metal layer pattern or metal silicide layer pattern 530 may be formed on the semiconductor layer 520 to be spaced 50 ⁇ m or less apart from the region to be a channel in the semiconductor layer 520 .
  • the metal layer pattern or metal silicide layer pattern 530 is formed in a region spaced more than 50 ⁇ m apart from the channel region, the crystallization-inducing metal existing in the channel region has to diffuse farther to be gettered in this region. In this case, due to a longer annealing needed to diffuse the crystallization-inducing metal over a longer distance, the substrate may be transformed, and thus the crystallization-inducing metal may be difficult to diffuse to this region.
  • the metal layer pattern or metal silicide layer pattern 530 may be formed to a thickness of 30 to 10000 ⁇ .
  • the thickness is less than 30 ⁇ , the crystallization-inducing metal may not be effectively gettered in the region of the semiconductor layer 520 corresponding to the metal layer pattern or metal silicide layer pattern 530 .
  • the thickness is more than 10000 ⁇ , the metal layer pattern or metal silicide layer pattern 530 becomes thick, and thus peeling of the layers may occur due to stress.
  • the substrate 500 having the buffer layer 510 , the semiconductor layer 520 and the metal layer pattern or metal silicide layer pattern 530 is annealed, thereby diffusing the crystallization-inducing metal remaining in the channel region of the semiconductor layer 520 to a region 520 a in the semiconductor layer 520 corresponding to the metal layer pattern or metal silicide layer pattern 530 to be gettered.
  • the annealing process is the same as that described in the method of fabricating the polycrystalline silicon layer, and may be performed at any time after forming the metal layer pattern or metal silicide layer pattern 530 .
  • the concentration of the crystallization-inducing metal remaining in the channel region of the semiconductor layer 520 is reduced to under 10 13 atoms/cm 2 .
  • the metal layer pattern or metal silicide layer pattern 530 may be removed.
  • an n-type impurity or a p-type impurity may be further implanted into a region 520 a in the semiconductor layer 520 corresponding to the metal layer pattern or metal silicide layer pattern 530 .
  • the n-type impurity may be phosphorus (P)
  • the p-type impurity may be boron (B).
  • a damage region 520 b may be formed using ions or plasma in the region 520 a in the semiconductor layer 520 corresponding to the metal layer pattern or metal silicide layer pattern 530 so as to improve the gettering effect.
  • a gate insulating layer 540 is formed on the semiconductor layer 520 having the metal layer pattern or metal silicide layer pattern 530 .
  • the gate insulating layer 540 may be formed of silicon oxide, silicon nitride or a combination thereof.
  • a metal layer for a gate electrode (not illustrated) is formed on the gate insulating layer 540 using a single layer of Al or an Al alloy such as Al—Nd, or a multi-layer having an Al alloy on a Cr or Mo alloy, and a gate electrode 550 is formed to correspond to a channel region of the semiconductor layer 520 by etching the metal layer for a gate electrode using a photolithography process.
  • an interlayer insulating layer 560 is formed on the entire surface of the substrate having the gate electrode 550 .
  • the interlayer insulating layer 560 may be formed of silicon oxide, silicon nitride or a combination thereof.
  • the interlayer insulating layer 560 and the gate insulating layer 540 are etched to form contact holes exposing source and drain regions of the semiconductor layer 520 .
  • Source and drain electrodes 571 and 572 connected to the source and drain regions through the contact holes are formed.
  • the source and drain electrodes 571 and 572 may be formed of a material selected from the group consisting of Mo, Cr, W, MoW, Al, Al—Nd, Ti, TiN, Cu, a Mo alloy, an Al alloy and a Cu alloy.
  • FIGS. 6A to 6C are cross-sectional views illustrating a process of fabricating a bottom-gate TFT using the method of fabricating a polycrystalline silicon layer according to the first embodiment of the present invention. Except particular descriptions below, the process will be described with reference to the descriptions in the above embodiment.
  • a buffer layer 610 is formed on a substrate 600 .
  • a metal layer for a gate electrode (not illustrated) is formed on the buffer layer 610 , and a gate electrode 620 is formed by etching the metal layer for a gate electrode using a photolithography process. Then, a gate insulating layer 630 is formed on the substrate 600 having the gate electrode 620 .
  • an amorphous silicon layer is formed on the gate insulating layer 630 , and then crystallized into a polycrystalline silicon layer using crystallization-inducing metal as described in the embodiment of FIGS. 1A through 1D .
  • the polycrystalline silicon layer is patterned to form a semiconductor layer 640 . Alternatively, the patterning may be performed in a subsequent process.
  • a metal layer pattern or metal silicide layer pattern 650 is formed on the top surface of the semiconductor layer 640 excluding a region that will be a channel controlling current in the TFT by the same method as that described in the method of fabricating a polycrystalline silicon layer according to the first embodiment of the present invention.
  • the metal layer pattern or metal silicide layer pattern 650 may be formed on the gate insulating layer 630 before forming the amorphous silicon layer that forms the semiconductor layer 640 .
  • the substrate 600 having the buffer layer 610 , the gate electrode 620 , the gate insulating layer 630 , the semiconductor layer 640 and the metal layer pattern or metal silicide layer pattern 650 is annealed to diffuse the crystallization-inducing metal remaining in the channel region of the semiconductor layer 640 to a region 640 a in the semiconductor layer 640 corresponding to the metal layer pattern or metal silicide layer pattern 650 , so as to getter the crystallization-inducing metal.
  • the annealing process is the same as described in the method of fabricating the polycrystalline silicon layer, and may be performed at any time after forming the metal layer pattern or metal silicide layer pattern 650 . After the annealing process, the metal layer pattern or metal silicide layer pattern 650 may be removed.
  • an ohmic contact material layer and source and drain conductive layers are sequentially stacked on the semiconductor layer 640 having the metal layer pattern or metal silicide layer pattern 650 , and patterned to form source and drain electrodes 671 and 672 and an ohmic contact layer 660 .
  • the ohmic contact layer 660 may be an impurity-doped amorphous silicon layer.
  • the source and drain conductive layers and the ohmic contact material layer may be patterned using a single mask, thereby avoiding the extra time and expense of using a separate mask for each layer.
  • the ohmic contact layer 660 may be disposed under the entire surface of the source and drain electrodes 671 and 672 .
  • the ohmic contact layer 660 may be interposed between the semiconductor layer 640 and the source and drain electrodes 671 and 672 to ohmically contact the semiconductor layer 640 with the source and drain electrodes 671 and 672 .
  • the ohmic contact layer 660 may be omitted.
  • a conductive region may be formed in the semiconductor layer 640 to be in ohmic contact with the source and drain electrodes 671 and 672 .
  • a bottom gate TFT including the gate electrode 620 , the semiconductor layer 640 and the source and drain electrodes 671 and 672 is completed.
  • FIGS. 7A to 7C are cross-sectional views illustrating a process of fabricating a top-gate TFT using the method of fabricating a polycrystalline silicon layer according to the second embodiment of the present invention. Except for particular descriptions below, the process will be described with reference to the descriptions as in the above second embodiment.
  • a substrate 700 having a buffer layer 710 is provided. Then, a metal layer pattern or metal silicide layer pattern 720 is formed in a predetermined region on the buffer layer 710 to correspond to a region that is outside a channel region in a semiconductor layer to be formed later.
  • an amorphous silicon layer is formed on the substrate 700 having the metal layer pattern or metal silicide layer pattern 720 , and crystallized into a polycrystalline silicon layer using crystallization-inducing metal as described in the embodiment of FIGS. 1A to 1D .
  • the polycrystalline silicon layer is patterned to form a semiconductor layer 730 . Alternatively, the patterning may be performed in a subsequent process.
  • the substrate 700 having the buffer layer 710 , the metal layer pattern or metal silicide layer pattern 720 and the semiconductor layer 730 is annealed, thereby diffusing the crystallization-inducing metal remaining in a channel region of the semiconductor layer 730 to a region 730 a in the semiconductor layer 730 corresponding to the metal layer pattern or metal silicide layer pattern 720 so as to getter the crystallization-inducing metal in the channel region of the semiconductor layer 730 .
  • the annealing process may be performed at any time after forming the metal layer pattern or metal silicide layer pattern 720 .
  • a gate insulating layer 740 is formed on the semiconductor layer 730 .
  • a metal layer for a gate electrode (not illustrated) is formed, and a gate electrode 750 is formed to correspond to the channel region of the semiconductor layer 730 by etching the metal layer for a gate electrode using a photolithography process.
  • an interlayer insulating layer 760 is formed on the entire surface of the substrate having the gate electrode 750 , and the interlayer insulating layer 760 and the gate insulating layer 740 are etched to form contact holes exposing source and drain regions of the semiconductor layer 730 .
  • Source and drain electrodes 771 and 772 connected to the source and drain regions through the contact holes are formed.
  • a TFT having the semiconductor layer 730 , the gate electrode 750 and the source and drain electrodes 771 and 772 is completed.
  • top-gate TFT having a gate electrode formed on a gate insulating layer is described, it may be understood to those of ordinary skill in the art that the present invention may be modified and transformed in various ways, for example, in application to a bottom-gate TFT, without departing from the scope of the present invention.
  • FIG. 8 is a comparison graph of off-currents per unit width (A/ ⁇ m) between a semiconductor layer of a TFT formed by a conventional gettering method through phosphorus (P) doping and a semiconductor layer of a TFT formed by a method of fabricating a polycrystalline silicon layer according to aspects of the present invention.
  • section A on a horizontal axis denotes a TFT using the conventional gettering method by P-doping
  • sections B and C denote a TFT using the method of fabricating a polycrystalline silicon layer according to the present invention, wherein in section B, Ti was used in the metal layer pattern, and in section C, Mo was used in the metal layer pattern.
  • the vertical axis denotes an off-current per unit width (A/ ⁇ m) of a semiconductor layer in a TFT.
  • the conventional gettering method by P-doping was performed by doping phosphorus into a region excluding the channel of a semiconductor layer at a dose of 2*e 14 /cm 2 , and annealing the semiconductor layer for an hour at 550° C.
  • the method of fabricating a polycrystalline silicon layer according to aspects of the present invention was performed by depositing Ti or Mo to have a thickness of 100 ⁇ on the region excluding the channel of a semiconductor layer, respectively, and annealing the semiconductor layer under the same conditions as those described in the gettering method by P-doping. After annealing, the off-currents per unit width of the semiconductor layer of each transistor were measured.
  • Ti or Mo when depositing Ti or Mo onto a region of a semiconductor layer and annealing the semiconductor layer for gettering, Ti or Mo reacts with Si of the semiconductor layer to form Ti silicide or Mo silicide.
  • a region is formed in which Ti silicide or Mo silicide is grown from an interface of the semiconductor layer, and crystallization-inducing metal is gettered therein.
  • the off-current per unit width of the semiconductor layer of the TFT using the conventional gettering method by P-doping was approximately 4.5 E ⁇ 12 to 7.0 E ⁇ 12 (A/ ⁇ m).
  • the off-current per unit width of the semiconductor layer of the TFT by the method of fabricating a polycrystalline silicon layer according to aspects of the present invention using Ti was 5.0 E ⁇ 13 (A/ ⁇ m) or less, and that using Mo was 6.0 E ⁇ 13 (A/ ⁇ m) or less.
  • the off-current per unit width was significantly lowered in a TFT according to aspects of the present invention in comparison to a TFT formed according to the conventional method.
  • FIG. 9 is a cross-sectional view of an organic light emitting diode (OLED) display device including a TFT according to an embodiment of the present invention.
  • OLED organic light emitting diode
  • an insulating layer 575 is formed on the entire surface of the substrate 500 including the TFT according to the embodiment of FIG. 5C .
  • the insulating layer 575 may be an inorganic layer formed of a material selected from the group consisting of silicon oxide, silicon nitride and silicate on glass, or an organic layer formed of a material selected from the group consisting of polyimide, benzocyclobutene series resin and acrylate. Also, the insulating layer may be formed by stacking the inorganic layer and the organic layer.
  • a via hole exposing the source or drain electrode 571 or 572 is formed by etching the insulating layer 575 .
  • a first electrode 580 connected to one of the source and drain electrodes 571 and 572 through the via hole is formed.
  • the first electrode 580 may be an anode or a cathode.
  • the anode may be formed of a transparent conductive layer formed of ITO, IZO or ITZO
  • the cathode may be formed of Mg, Ca, Al, Ag, Ba or an alloy thereof.
  • a pixel defining layer 585 having an opening that partially exposes the surface of the first electrode 580 is formed on the first electrode 580 , and an organic layer 590 including an emission layer is formed on the exposed first electrode 580 .
  • the organic layer 590 may further include at least one of a hole injection layer, a hole transport layer, a hole blocking layer, an electron blocking layer, an electron injection layer and an electron transport layer.
  • a second electrode 595 is formed on the organic layer 590 .
  • a metal layer pattern or metal silicide layer pattern including a metal or an alloy thereof having a smaller diffusion coefficient than the crystallization-inducing metal in the polycrystalline silicon layer may be formed over or under a predetermined region corresponding to a region that a channel in the polycrystalline silicon layer and then the polycrystalline silicon layer may be annealed, thereby removing the crystallization-inducing metal existing in the channel region of the polycrystalline silicon layer.
  • an off-current of a TFT containing the semiconductor layer may be significantly reduced, and a TFT having an excellent electrical characteristics and an OLED display device including the same may be provided.
  • crystallization-inducing metal existing in a channel region of a polycrystalline silicon layer may be completely removed, and the region of the polycrystalline silicon layer from which the crystallization-inducing metal is completely removed may be used as a channel region of a TFT, and thus a TFT having an excellent electrical characteristic such as a low off-current, a method of fabricating the same, and an OLED display device including the TFT may be provided.

Landscapes

  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
US12/130,340 2007-05-31 2008-05-30 Method of fabricating polycrystalline silicon layer, tft fabricated using the same, method of fabricating tft, and organic light emitting diode display device having the same Abandoned US20080296565A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/464,579 US8790967B2 (en) 2007-05-31 2012-05-04 Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020070053314A KR100875432B1 (ko) 2007-05-31 2007-05-31 다결정 실리콘층의 제조 방법, 이를 이용하여 형성된박막트랜지스터, 그의 제조방법 및 이를 포함하는유기전계발광표시장치
KR2007-53314 2007-05-31

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/464,579 Division US8790967B2 (en) 2007-05-31 2012-05-04 Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same

Publications (1)

Publication Number Publication Date
US20080296565A1 true US20080296565A1 (en) 2008-12-04

Family

ID=39875979

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/130,340 Abandoned US20080296565A1 (en) 2007-05-31 2008-05-30 Method of fabricating polycrystalline silicon layer, tft fabricated using the same, method of fabricating tft, and organic light emitting diode display device having the same
US13/464,579 Active US8790967B2 (en) 2007-05-31 2012-05-04 Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/464,579 Active US8790967B2 (en) 2007-05-31 2012-05-04 Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same

Country Status (6)

Country Link
US (2) US20080296565A1 (zh)
EP (1) EP2009680B1 (zh)
JP (1) JP5090253B2 (zh)
KR (1) KR100875432B1 (zh)
CN (1) CN101315883B (zh)
TW (1) TWI381451B (zh)

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100155747A1 (en) * 2008-12-18 2010-06-24 Samsung Mobile Display Co., Ltd. Organic light emission diode display device and method of fabricating the same
US20100163856A1 (en) * 2008-12-30 2010-07-01 Samsung Mobile Display Co., Ltd. Method of fabricating polysilicon, thin film transistor, method of fabricating the thin film transistor, and organic light emitting diode display device including the thin film transistor
US20100163885A1 (en) * 2008-12-30 2010-07-01 Samsung Mobile Display Co., Ltd. Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the thin film transistor
US20110121309A1 (en) * 2009-11-20 2011-05-26 Samsung Mobile Display Co., Ltd. Method of fabricating polysilicon layer, thin film transistor, organic light emitting diode display device including the same, and method of fabricating the same
US20110284837A1 (en) * 2010-05-20 2011-11-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20110297949A1 (en) * 2010-06-03 2011-12-08 Won-Kyu Lee Organic light emitting display and method of fabricating the same
US20120146032A1 (en) * 2010-12-08 2012-06-14 Samsung Mobile Display Co., Ltd. Organic light emitting display device and manufacturing method for the same
US20120299007A1 (en) * 2011-05-26 2012-11-29 Chung Yun-Mo Thin film transistor, method of manufacturing thin film transistor, and organic light emitting diode display
US20120305921A1 (en) * 2011-06-03 2012-12-06 Byoung-Keon Park Thin film transistor, manufacturing method of thin film transistor, and organic light emitting diode display including the same
US20140103351A1 (en) * 2012-10-15 2014-04-17 Innolux Corporation Low Temperature Poly-Silicon Thin Film Transistor, Manufacturing Method thereof, and Display Device
US20140117349A1 (en) * 2012-10-25 2014-05-01 Samsung Electronics Co., Ltd. Semiconductor device and manufacturing method of semiconductor device using metal oxide
US20140145179A1 (en) * 2012-11-29 2014-05-29 Samsung Display Co., Ltd. Tft, method of manufacturing the tft, and method of manufacturing organic light emitting display device including the tft
US8790967B2 (en) 2007-05-31 2014-07-29 Samsung Display Co., Ltd. Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same
US20140312349A1 (en) * 2011-07-25 2014-10-23 Boe Technology Group Co., Ltd. Thin film transistor and manufacturing method thereof and array substrate including the thin film transistor
US9136134B2 (en) * 2012-02-22 2015-09-15 Soitec Methods of providing thin layers of crystalline semiconductor material, and related structures and devices
US9196753B2 (en) 2011-04-19 2015-11-24 Micron Technology, Inc. Select devices including a semiconductive stack having a semiconductive material
US9515154B2 (en) 2014-08-06 2016-12-06 Samsung Display Co., Ltd. Thin film transistor, display apparatus comprising the same, method of manufacturing thin film transistor, and method of manufacturing display apparatus
TWI588886B (zh) * 2012-02-22 2017-06-21 梭意泰科公司 製造半導體裝置之方法
US9960178B2 (en) 2015-03-13 2018-05-01 Toshiba Memory Corporation Semiconductor memory device and method for manufacturing same
US12256566B2 (en) 2021-09-07 2025-03-18 Samsung Electronics Co., Ltd. Semiconductor device channel layers stacked vertically and method of fabricating the same

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100848341B1 (ko) * 2007-06-13 2008-07-25 삼성에스디아이 주식회사 박막트랜지스터, 그의 제조방법, 및 이를 포함하는유기전계발광표시장치
KR100889626B1 (ko) 2007-08-22 2009-03-20 삼성모바일디스플레이주식회사 박막트랜지스터, 그의 제조방법, 이를 구비한유기전계발광표시장치, 및 그의 제조방법
KR100889627B1 (ko) 2007-08-23 2009-03-20 삼성모바일디스플레이주식회사 박막트랜지스터, 그의 제조방법, 및 이를 구비한유기전계발광표시장치
KR100982310B1 (ko) 2008-03-27 2010-09-15 삼성모바일디스플레이주식회사 박막트랜지스터, 그의 제조방법, 및 이를 포함하는유기전계발광표시장치
KR100989136B1 (ko) 2008-04-11 2010-10-20 삼성모바일디스플레이주식회사 박막트랜지스터, 그의 제조방법, 및 이를 포함하는유기전계발광표시장치
KR101002666B1 (ko) * 2008-07-14 2010-12-21 삼성모바일디스플레이주식회사 박막트랜지스터, 그의 제조방법, 및 이를 포함하는유기전계발광표시장치
FR2950477A1 (fr) * 2009-09-18 2011-03-25 Commissariat Energie Atomique Procede de preparation d'une couche mince de silicium polycristallin
KR101276433B1 (ko) * 2009-11-04 2013-06-19 파나소닉 주식회사 표시 패널 장치 및 그 제조 방법
WO2011068028A1 (en) * 2009-12-04 2011-06-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor element, semiconductor device, and method for manufacturing the same
KR101752400B1 (ko) * 2010-09-03 2017-06-30 삼성디스플레이 주식회사 다결정 규소층의 형성 방법, 상기 다결정 규소층을 포함하는 박막 트랜지스터 및 유기 발광 장치
KR101733196B1 (ko) 2010-09-03 2017-05-25 삼성디스플레이 주식회사 박막 트랜지스터, 이의 제조 방법, 및 이를 구비한 표시 장치
CN102810569A (zh) * 2011-06-01 2012-12-05 广东中显科技有限公司 可同时驱入镍和调整阈值电压的多晶硅薄膜晶体管
CN102306709A (zh) * 2011-09-23 2012-01-04 北京大学 一种有机电致发光器件及其制备方法
CN103515200A (zh) * 2012-06-15 2014-01-15 无锡华润上华半导体有限公司 一种厚多晶硅的制备方法
CN104103643B (zh) * 2013-04-08 2017-04-12 群创光电股份有限公司 显示面板以及其包含的薄膜晶体管基板的制备方法
JP6106024B2 (ja) * 2013-05-21 2017-03-29 株式会社ジャパンディスプレイ 薄膜トランジスタの製造方法及び薄膜トランジスタ
CN107611141A (zh) * 2017-08-28 2018-01-19 深圳市华星光电技术有限公司 多晶硅基板、薄膜晶体管基板和制作方法
CN111403287B (zh) * 2020-03-24 2023-12-22 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、阵列基板和显示装置
CN112071868B (zh) * 2020-09-18 2024-09-13 京东方科技集团股份有限公司 Ltps tft阵列基板及显示装置
CN112310233B (zh) * 2020-10-16 2022-06-14 泰州隆基乐叶光伏科技有限公司 太阳电池及生产方法、电池组件

Citations (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3465209A (en) * 1966-07-07 1969-09-02 Rca Corp Semiconductor devices and methods of manufacture thereof
US5637515A (en) * 1993-08-12 1997-06-10 Semiconductor Energy Laboratory Co., Ltd. Method of making thin film transistor using lateral crystallization
US6087206A (en) * 1994-11-22 2000-07-11 Nec Corporation Method of fabricating a top-gate type thin film transistor with dangling bonds of silicon partly combined with hydrogen
US6191449B1 (en) * 1996-09-19 2001-02-20 Kabushiki Kaisha Toshiba SOI based transistor having an independent substrate potential control
US20010025992A1 (en) * 2000-04-03 2001-10-04 Setsuo Nakajima Liquid crystal display device and manufacturing method thereof
US20010041397A1 (en) * 2000-05-11 2001-11-15 Yasumori Fukushima Semiconductor manufacturing method
US20020013114A1 (en) * 1998-08-07 2002-01-31 Hisashi Ohtani Semiconductor device and method of manufacturing the same
US20020016029A1 (en) * 1998-05-26 2002-02-07 Matsushita Electric Industrial Co., Ltd. Thin film transistor and producing method thereof
US6380007B1 (en) * 1998-12-28 2002-04-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
US6399460B1 (en) * 1999-07-12 2002-06-04 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US20020096681A1 (en) * 1997-12-15 2002-07-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the semiconductor device
US20020182828A1 (en) * 2001-06-01 2002-12-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor film, semiconductor device and method of their production
US6495857B2 (en) * 1995-07-27 2002-12-17 Semiconductor Energy Laboratory Co., Ltd. Thin film transister semiconductor devices
US6500704B1 (en) * 1995-07-03 2002-12-31 Sanyo Electric Co., Ltd Semiconductor device, display device and method of fabricating the same
US6506669B1 (en) * 1998-06-30 2003-01-14 Matsushita Electric Industrial Co., Ltd. Method of fabricating a thin film transistor
US20030013279A1 (en) * 2001-07-10 2003-01-16 Jin Jang Method for crystallizing amorphous film and method for fabricating LCD by using the same
US20030030108A1 (en) * 2001-05-30 2003-02-13 Matsushita Electric Industrial Co., Ltd. Thin film transistor and method for manufacturing the same
US6531815B1 (en) * 1999-10-01 2003-03-11 Sanyo Electric Co., Ltd. Line structure in electroluminescence display device
US20030148561A1 (en) * 2000-03-10 2003-08-07 Semiconductor Energy Laboratory Co. Ltd. Semiconductor device and manufacturing method thereof
US20030155572A1 (en) * 2002-02-19 2003-08-21 Min-Koo Han Thin film transistor and method for manufacturing thereof
US6620661B2 (en) * 1998-07-16 2003-09-16 Sharp Laboratories Of America, Inc. Single crystal TFT from continuous transition metal delivery method
US20030201442A1 (en) * 2002-04-24 2003-10-30 Naoki Makita Semiconductor device and method for fabricating the same
US20040046171A1 (en) * 2000-10-31 2004-03-11 Pt Plus Co. Ltd., A Korean Corporation Thin film transistor including polycrystalline active layer and method for fabricating the same
US6746905B1 (en) * 1996-06-20 2004-06-08 Kabushiki Kaisha Toshiba Thin film transistor and manufacturing process therefor
US20040135180A1 (en) * 2003-01-07 2004-07-15 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing the same
US20040164300A1 (en) * 1997-01-20 2004-08-26 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor device and method of manufacturing the same
US20040206958A1 (en) * 1996-02-23 2004-10-21 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor thin film and method of manufacturing the same and semiconductor device and method of manufacturing the same
US20050035352A1 (en) * 2003-07-23 2005-02-17 Seiko Epson Corporation Thin film semiconductor element and method of manufacturing the same
US6893503B1 (en) * 1997-03-27 2005-05-17 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US20050105037A1 (en) * 2003-11-17 2005-05-19 Hoon Kim Flat panel display and method for fabricating the same
US20050110022A1 (en) * 2003-11-22 2005-05-26 Hoon Kim Thin film transistor and method for fabricating the same
US20050133867A1 (en) * 1996-10-31 2005-06-23 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor device and method of fabricating the same
US20050140841A1 (en) * 2003-12-29 2005-06-30 Lg.Philips Lcd Co.Ltd. Liquid crystal display device and fabricating method thereof
US20050170573A1 (en) * 2001-06-28 2005-08-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US20050285111A1 (en) * 2004-06-28 2005-12-29 Shinzo Tsuboi Semiconductor apparatus and manufacturing method thereof
US20060033107A1 (en) * 2004-08-13 2006-02-16 Lee Keun-Soo Thin film transistor and method of fabricating the same
US20060040438A1 (en) * 2004-08-17 2006-02-23 Jiong-Ping Lu Method for improving the thermal stability of silicide
US7045444B2 (en) * 2000-12-19 2006-05-16 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device that includes selectively adding a noble gas element
US20060115948A1 (en) * 2004-11-26 2006-06-01 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US7098089B2 (en) * 2004-05-04 2006-08-29 Woon Suh Paik Method of fabricating poly-silicon thin film transistor using metal induced lateral crystallization
US7130002B2 (en) * 2003-06-28 2006-10-31 Lg.Philips Lcd Co., Ltd. LCD with metal diffused into the insulating layer over the channel area
US20060263957A1 (en) * 2005-04-28 2006-11-23 The Hong Kong University Of Science And Technology Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom
US20070007529A1 (en) * 1992-10-09 2007-01-11 Semiconductor Energy Laboratory Ltd. Semiconductor device and method for forming the same
US7202143B1 (en) * 2003-10-23 2007-04-10 The Board Of Trustees Of The University Of Arkansas Low temperature production of large-grain polycrystalline semiconductors
US20070181890A1 (en) * 2001-07-17 2007-08-09 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20070207577A1 (en) * 2006-03-06 2007-09-06 Elpida Memory, Inc Semiconductor device and method of manufacturing the same
US20070228420A1 (en) * 2006-03-31 2007-10-04 Semiconductor Energy Laboratory Co., Ltd. Nonvolatile semiconductor memory device and manufacturing method thereof
US20080001228A1 (en) * 2006-06-30 2008-01-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20080217620A1 (en) * 2007-03-09 2008-09-11 Samsung Sdi Co., Lt.D Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same
US20080246027A1 (en) * 2007-04-06 2008-10-09 Jongyun Kim Organic light emitting display and manufacturing method thereof
US20090008642A1 (en) * 2007-06-08 2009-01-08 Kim Dowan Display device

Family Cites Families (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2937974A1 (de) 1979-09-20 1981-04-02 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Vorrichtung zur elektrooptischen steuerung eines lichtbuendels
JPS62104173A (ja) 1985-10-31 1987-05-14 Fujitsu Ltd 半導体装置
JP3122177B2 (ja) 1991-08-09 2001-01-09 旭硝子株式会社 薄膜トランジスタとその製造方法
JPH06151859A (ja) 1992-09-15 1994-05-31 Canon Inc 半導体装置
JPH07176753A (ja) 1993-12-17 1995-07-14 Semiconductor Energy Lab Co Ltd 薄膜半導体装置およびその作製方法
JP3403807B2 (ja) 1994-06-02 2003-05-06 松下電器産業株式会社 薄膜トランジスタおよび液晶表示装置
JPH08255907A (ja) 1995-01-18 1996-10-01 Canon Inc 絶縁ゲート型トランジスタ及びその製造方法
JPH1012882A (ja) 1996-06-20 1998-01-16 Toshiba Corp 薄膜トランジスタ及びその製造方法
TW324862B (en) 1996-07-03 1998-01-11 Hitachi Ltd Liquid display apparatus
JP3545583B2 (ja) 1996-12-26 2004-07-21 株式会社ルネサステクノロジ 半導体装置およびその製造方法
JP3942683B2 (ja) 1997-02-12 2007-07-11 株式会社半導体エネルギー研究所 半導体装置作製方法
JP4401448B2 (ja) 1997-02-24 2010-01-20 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP3717634B2 (ja) 1997-06-17 2005-11-16 株式会社半導体エネルギー研究所 半導体装置の作製方法
JPH11111992A (ja) 1997-09-30 1999-04-23 Toshiba Corp 薄膜トランジスタ、相補型薄膜トランジスタ、および薄膜トランジスタの製造方法
JPH11261075A (ja) 1998-03-13 1999-09-24 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
JP4030193B2 (ja) 1998-07-16 2008-01-09 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP4376331B2 (ja) * 1998-08-07 2009-12-02 株式会社半導体エネルギー研究所 半導体装置の作製方法
KR100482462B1 (ko) 1998-12-23 2005-09-02 비오이 하이디스 테크놀로지 주식회사 액정표시장치의 폴리실리콘-박막트랜지스터의 제조방법
JP4531177B2 (ja) * 1998-12-28 2010-08-25 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2000208771A (ja) * 1999-01-11 2000-07-28 Hitachi Ltd 半導体装置、液晶表示装置およびこれらの製造方法
KR20010043359A (ko) 1999-03-10 2001-05-25 모리시타 요이찌 박막 트랜지스터와 패널 및 그들의 제조 방법
US6680487B1 (en) 1999-05-14 2004-01-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor comprising a TFT provided on a substrate having an insulating surface and method of fabricating the same
JP4270719B2 (ja) 1999-06-30 2009-06-03 株式会社東芝 半導体装置及びその製造方法
JP2002093745A (ja) 2000-09-12 2002-03-29 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
JP2003007719A (ja) 2001-06-21 2003-01-10 Matsushita Electric Ind Co Ltd 薄膜トランジスタおよびそれを用いた表示装置
JP2003075870A (ja) 2001-09-06 2003-03-12 Toshiba Corp 平面表示装置およびその製造方法
JP2003100633A (ja) 2001-09-25 2003-04-04 Sharp Corp 半導体装置の製造方法および半導体装置
JP3600229B2 (ja) 2001-10-31 2004-12-15 株式会社半導体エネルギー研究所 電界効果型トランジスタの製造方法
JP2003188098A (ja) 2001-12-13 2003-07-04 Sharp Corp 半導体装置およびその製造方法
JP2003298059A (ja) 2002-03-29 2003-10-17 Advanced Lcd Technologies Development Center Co Ltd 薄膜トランジスタ
JP4115153B2 (ja) 2002-04-08 2008-07-09 シャープ株式会社 半導体装置の製造方法
JP2004022845A (ja) 2002-06-17 2004-01-22 Sharp Corp 薄膜トランジスタおよびその製造方法並びに表示装置
TWI240817B (en) * 2003-05-01 2005-10-01 Pt Plus Ltd A storage capacitor structure for LCD and OELD panels
TWI229943B (en) * 2003-05-01 2005-03-21 Pt Plus Ltd Crystalline silicon TFT panel for LCD or OELD having an LDD region
KR100515357B1 (ko) 2003-08-14 2005-09-15 삼성에스디아이 주식회사 게이트와 바디가 전기적으로 연결된 박막 트랜지스터와 그제조방법
KR100501706B1 (ko) 2003-10-16 2005-07-18 삼성에스디아이 주식회사 게이트-바디콘택 박막 트랜지스터
KR100623247B1 (ko) 2003-12-22 2006-09-18 삼성에스디아이 주식회사 평판표시장치 및 그의 제조방법
JP4437404B2 (ja) 2004-01-08 2010-03-24 シャープ株式会社 半導体装置とその製造方法
JP2006049823A (ja) 2004-06-28 2006-02-16 Advanced Lcd Technologies Development Center Co Ltd 半導体装置及びその製造方法
KR100611766B1 (ko) 2004-08-24 2006-08-10 삼성에스디아이 주식회사 박막트랜지스터 제조 방법
TWI256733B (en) * 2005-10-07 2006-06-11 Au Optronics Corp Display panel with polysilicon layer and method of fabricating the same
JP5386064B2 (ja) 2006-02-17 2014-01-15 株式会社半導体エネルギー研究所 半導体装置の作製方法
KR100770268B1 (ko) 2006-05-18 2007-10-25 삼성에스디아이 주식회사 박막트랜지스터의 제조방법
JP4481284B2 (ja) 2006-09-20 2010-06-16 株式会社半導体エネルギー研究所 半導体装置の作製方法
KR100875432B1 (ko) 2007-05-31 2008-12-22 삼성모바일디스플레이주식회사 다결정 실리콘층의 제조 방법, 이를 이용하여 형성된박막트랜지스터, 그의 제조방법 및 이를 포함하는유기전계발광표시장치
KR100848341B1 (ko) * 2007-06-13 2008-07-25 삼성에스디아이 주식회사 박막트랜지스터, 그의 제조방법, 및 이를 포함하는유기전계발광표시장치
KR100889626B1 (ko) 2007-08-22 2009-03-20 삼성모바일디스플레이주식회사 박막트랜지스터, 그의 제조방법, 이를 구비한유기전계발광표시장치, 및 그의 제조방법
KR100889627B1 (ko) 2007-08-23 2009-03-20 삼성모바일디스플레이주식회사 박막트랜지스터, 그의 제조방법, 및 이를 구비한유기전계발광표시장치
KR100982310B1 (ko) 2008-03-27 2010-09-15 삼성모바일디스플레이주식회사 박막트랜지스터, 그의 제조방법, 및 이를 포함하는유기전계발광표시장치
KR100989136B1 (ko) 2008-04-11 2010-10-20 삼성모바일디스플레이주식회사 박막트랜지스터, 그의 제조방법, 및 이를 포함하는유기전계발광표시장치
KR101002666B1 (ko) 2008-07-14 2010-12-21 삼성모바일디스플레이주식회사 박막트랜지스터, 그의 제조방법, 및 이를 포함하는유기전계발광표시장치

Patent Citations (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3465209A (en) * 1966-07-07 1969-09-02 Rca Corp Semiconductor devices and methods of manufacture thereof
US20070007529A1 (en) * 1992-10-09 2007-01-11 Semiconductor Energy Laboratory Ltd. Semiconductor device and method for forming the same
US5637515A (en) * 1993-08-12 1997-06-10 Semiconductor Energy Laboratory Co., Ltd. Method of making thin film transistor using lateral crystallization
US6087206A (en) * 1994-11-22 2000-07-11 Nec Corporation Method of fabricating a top-gate type thin film transistor with dangling bonds of silicon partly combined with hydrogen
US6500704B1 (en) * 1995-07-03 2002-12-31 Sanyo Electric Co., Ltd Semiconductor device, display device and method of fabricating the same
US6495857B2 (en) * 1995-07-27 2002-12-17 Semiconductor Energy Laboratory Co., Ltd. Thin film transister semiconductor devices
US20040206958A1 (en) * 1996-02-23 2004-10-21 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor thin film and method of manufacturing the same and semiconductor device and method of manufacturing the same
US6746905B1 (en) * 1996-06-20 2004-06-08 Kabushiki Kaisha Toshiba Thin film transistor and manufacturing process therefor
US6191449B1 (en) * 1996-09-19 2001-02-20 Kabushiki Kaisha Toshiba SOI based transistor having an independent substrate potential control
US20050133867A1 (en) * 1996-10-31 2005-06-23 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor device and method of fabricating the same
US20040164300A1 (en) * 1997-01-20 2004-08-26 Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation Semiconductor device and method of manufacturing the same
US6893503B1 (en) * 1997-03-27 2005-05-17 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US20020096681A1 (en) * 1997-12-15 2002-07-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the semiconductor device
US20020016029A1 (en) * 1998-05-26 2002-02-07 Matsushita Electric Industrial Co., Ltd. Thin film transistor and producing method thereof
US6506669B1 (en) * 1998-06-30 2003-01-14 Matsushita Electric Industrial Co., Ltd. Method of fabricating a thin film transistor
US6620661B2 (en) * 1998-07-16 2003-09-16 Sharp Laboratories Of America, Inc. Single crystal TFT from continuous transition metal delivery method
US20020013114A1 (en) * 1998-08-07 2002-01-31 Hisashi Ohtani Semiconductor device and method of manufacturing the same
US6380007B1 (en) * 1998-12-28 2002-04-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
US6399460B1 (en) * 1999-07-12 2002-06-04 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US6531815B1 (en) * 1999-10-01 2003-03-11 Sanyo Electric Co., Ltd. Line structure in electroluminescence display device
US20030148561A1 (en) * 2000-03-10 2003-08-07 Semiconductor Energy Laboratory Co. Ltd. Semiconductor device and manufacturing method thereof
US20010025992A1 (en) * 2000-04-03 2001-10-04 Setsuo Nakajima Liquid crystal display device and manufacturing method thereof
US20010041397A1 (en) * 2000-05-11 2001-11-15 Yasumori Fukushima Semiconductor manufacturing method
US20040046171A1 (en) * 2000-10-31 2004-03-11 Pt Plus Co. Ltd., A Korean Corporation Thin film transistor including polycrystalline active layer and method for fabricating the same
US7045444B2 (en) * 2000-12-19 2006-05-16 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device that includes selectively adding a noble gas element
US20030030108A1 (en) * 2001-05-30 2003-02-13 Matsushita Electric Industrial Co., Ltd. Thin film transistor and method for manufacturing the same
US20020182828A1 (en) * 2001-06-01 2002-12-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor film, semiconductor device and method of their production
US20050170573A1 (en) * 2001-06-28 2005-08-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US20030013279A1 (en) * 2001-07-10 2003-01-16 Jin Jang Method for crystallizing amorphous film and method for fabricating LCD by using the same
US20070181890A1 (en) * 2001-07-17 2007-08-09 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US20030155572A1 (en) * 2002-02-19 2003-08-21 Min-Koo Han Thin film transistor and method for manufacturing thereof
US20030201442A1 (en) * 2002-04-24 2003-10-30 Naoki Makita Semiconductor device and method for fabricating the same
US20040135180A1 (en) * 2003-01-07 2004-07-15 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing the same
US7130002B2 (en) * 2003-06-28 2006-10-31 Lg.Philips Lcd Co., Ltd. LCD with metal diffused into the insulating layer over the channel area
US20050035352A1 (en) * 2003-07-23 2005-02-17 Seiko Epson Corporation Thin film semiconductor element and method of manufacturing the same
US7202143B1 (en) * 2003-10-23 2007-04-10 The Board Of Trustees Of The University Of Arkansas Low temperature production of large-grain polycrystalline semiconductors
US20050105037A1 (en) * 2003-11-17 2005-05-19 Hoon Kim Flat panel display and method for fabricating the same
US20050110022A1 (en) * 2003-11-22 2005-05-26 Hoon Kim Thin film transistor and method for fabricating the same
US20050140841A1 (en) * 2003-12-29 2005-06-30 Lg.Philips Lcd Co.Ltd. Liquid crystal display device and fabricating method thereof
US7098089B2 (en) * 2004-05-04 2006-08-29 Woon Suh Paik Method of fabricating poly-silicon thin film transistor using metal induced lateral crystallization
US20050285111A1 (en) * 2004-06-28 2005-12-29 Shinzo Tsuboi Semiconductor apparatus and manufacturing method thereof
US20060033107A1 (en) * 2004-08-13 2006-02-16 Lee Keun-Soo Thin film transistor and method of fabricating the same
US20060040438A1 (en) * 2004-08-17 2006-02-23 Jiong-Ping Lu Method for improving the thermal stability of silicide
US20060115948A1 (en) * 2004-11-26 2006-06-01 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US20060263957A1 (en) * 2005-04-28 2006-11-23 The Hong Kong University Of Science And Technology Metal-induced crystallization of amorphous silicon, polycrystalline silicon thin films produced thereby and thin film transistors produced therefrom
US20070207577A1 (en) * 2006-03-06 2007-09-06 Elpida Memory, Inc Semiconductor device and method of manufacturing the same
US20070228420A1 (en) * 2006-03-31 2007-10-04 Semiconductor Energy Laboratory Co., Ltd. Nonvolatile semiconductor memory device and manufacturing method thereof
US20080001228A1 (en) * 2006-06-30 2008-01-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20080217620A1 (en) * 2007-03-09 2008-09-11 Samsung Sdi Co., Lt.D Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same
US20080246027A1 (en) * 2007-04-06 2008-10-09 Jongyun Kim Organic light emitting display and manufacturing method thereof
US20090008642A1 (en) * 2007-06-08 2009-01-08 Kim Dowan Display device

Cited By (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8790967B2 (en) 2007-05-31 2014-07-29 Samsung Display Co., Ltd. Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same
US8592832B2 (en) * 2008-12-18 2013-11-26 Samsung Display Co., Ltd. Organic light emission diode display device and method of fabricating the same
US20100155747A1 (en) * 2008-12-18 2010-06-24 Samsung Mobile Display Co., Ltd. Organic light emission diode display device and method of fabricating the same
US20100163856A1 (en) * 2008-12-30 2010-07-01 Samsung Mobile Display Co., Ltd. Method of fabricating polysilicon, thin film transistor, method of fabricating the thin film transistor, and organic light emitting diode display device including the thin film transistor
US20100163885A1 (en) * 2008-12-30 2010-07-01 Samsung Mobile Display Co., Ltd. Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the thin film transistor
US8278716B2 (en) * 2008-12-30 2012-10-02 Samsung Display Co., Ltd. Method of fabricating polysilicon, thin film transistor, method of fabricating the thin film transistor, and organic light emitting diode display device including the thin film transistor
US8294158B2 (en) * 2008-12-30 2012-10-23 Samsung Display Co., Ltd. Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the thin film transistor
US9576797B2 (en) 2009-11-20 2017-02-21 Samsung Display Co., Ltd. Method of fabricating polysilicon layer, thin film transistor, organic light emitting diode display device including the same, and method of fabricating the same
US20110121309A1 (en) * 2009-11-20 2011-05-26 Samsung Mobile Display Co., Ltd. Method of fabricating polysilicon layer, thin film transistor, organic light emitting diode display device including the same, and method of fabricating the same
US9070717B2 (en) * 2009-11-20 2015-06-30 Samsung Display Co., Ltd. Method of fabricating polysilicon layer, thin film transistor, organic light emitting diode display device including the same, and method of fabricating the same
US20110284837A1 (en) * 2010-05-20 2011-11-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8624239B2 (en) * 2010-05-20 2014-01-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8633484B2 (en) * 2010-06-03 2014-01-21 Samsung Display Co., Ltd. Organic light emitting display and method of fabricating the same
US20110297949A1 (en) * 2010-06-03 2011-12-08 Won-Kyu Lee Organic light emitting display and method of fabricating the same
US20120146032A1 (en) * 2010-12-08 2012-06-14 Samsung Mobile Display Co., Ltd. Organic light emitting display device and manufacturing method for the same
US8624249B2 (en) * 2010-12-08 2014-01-07 Samsung Display Co., Ltd. Organic light emitting display device and manufacturing method for the same
US8847231B2 (en) 2010-12-08 2014-09-30 Samsung Display Co., Ltd. Organic light emitting display device and manufacturing method for the same
US9196753B2 (en) 2011-04-19 2015-11-24 Micron Technology, Inc. Select devices including a semiconductive stack having a semiconductive material
US20120299007A1 (en) * 2011-05-26 2012-11-29 Chung Yun-Mo Thin film transistor, method of manufacturing thin film transistor, and organic light emitting diode display
US9000440B2 (en) * 2011-05-26 2015-04-07 Samsung Display Co., Ltd. Thin film transistor, method of manufacturing thin film transistor, and organic light emitting diode display
US8803148B2 (en) * 2011-06-03 2014-08-12 Samsung Display Co., Ltd. Thin film transistor, manufacturing method of thin film transistor, and organic light emitting diode display including the same
US20120305921A1 (en) * 2011-06-03 2012-12-06 Byoung-Keon Park Thin film transistor, manufacturing method of thin film transistor, and organic light emitting diode display including the same
US20140312349A1 (en) * 2011-07-25 2014-10-23 Boe Technology Group Co., Ltd. Thin film transistor and manufacturing method thereof and array substrate including the thin film transistor
US9136134B2 (en) * 2012-02-22 2015-09-15 Soitec Methods of providing thin layers of crystalline semiconductor material, and related structures and devices
TWI588886B (zh) * 2012-02-22 2017-06-21 梭意泰科公司 製造半導體裝置之方法
US20140103351A1 (en) * 2012-10-15 2014-04-17 Innolux Corporation Low Temperature Poly-Silicon Thin Film Transistor, Manufacturing Method thereof, and Display Device
US9184052B2 (en) * 2012-10-25 2015-11-10 Samsung Electronics Co., Ltd. Semiconductor device and manufacturing method of semiconductor device using metal oxide
US20160035898A1 (en) * 2012-10-25 2016-02-04 Samsung Electronics Co., Ltd. Semiconductor device and manufacturing method of semiconductor device using metal oxide
US9515189B2 (en) * 2012-10-25 2016-12-06 Samsung Electronics Co., Ltd. Semiconductor device and manufacturing method of semiconductor device using metal oxide
US20140117349A1 (en) * 2012-10-25 2014-05-01 Samsung Electronics Co., Ltd. Semiconductor device and manufacturing method of semiconductor device using metal oxide
KR20140069707A (ko) * 2012-11-29 2014-06-10 삼성디스플레이 주식회사 박막 트랜지스터의 제조 방법, 이를 포함하는 유기 발광 표시 장치의 제조 방법 및 이를 통해 제조된 박막 트랜지스터
US9202896B2 (en) * 2012-11-29 2015-12-01 Samsung Display Co., Ltd. TFT, method of manufacturing the TFT, and method of manufacturing organic light emitting display device including the TFT
US20140145179A1 (en) * 2012-11-29 2014-05-29 Samsung Display Co., Ltd. Tft, method of manufacturing the tft, and method of manufacturing organic light emitting display device including the tft
KR102072800B1 (ko) * 2012-11-29 2020-02-04 삼성디스플레이 주식회사 박막 트랜지스터의 제조 방법, 이를 포함하는 유기 발광 표시 장치의 제조 방법 및 이를 통해 제조된 박막 트랜지스터
US9515154B2 (en) 2014-08-06 2016-12-06 Samsung Display Co., Ltd. Thin film transistor, display apparatus comprising the same, method of manufacturing thin film transistor, and method of manufacturing display apparatus
US9837316B2 (en) 2014-08-06 2017-12-05 Samsung Display Co., Ltd. Method of manufacturing thin film transistor, and method of manufacturing display apparatus
US9960178B2 (en) 2015-03-13 2018-05-01 Toshiba Memory Corporation Semiconductor memory device and method for manufacturing same
US12256566B2 (en) 2021-09-07 2025-03-18 Samsung Electronics Co., Ltd. Semiconductor device channel layers stacked vertically and method of fabricating the same

Also Published As

Publication number Publication date
JP5090253B2 (ja) 2012-12-05
US8790967B2 (en) 2014-07-29
CN101315883A (zh) 2008-12-03
US20120220084A1 (en) 2012-08-30
TW200905751A (en) 2009-02-01
JP2008300831A (ja) 2008-12-11
CN101315883B (zh) 2010-12-08
TWI381451B (zh) 2013-01-01
KR20080105563A (ko) 2008-12-04
EP2009680A1 (en) 2008-12-31
EP2009680B1 (en) 2015-04-01
KR100875432B1 (ko) 2008-12-22

Similar Documents

Publication Publication Date Title
US8790967B2 (en) Method of fabricating polycrystalline silicon layer, TFT fabricated using the same, method of fabricating TFT, and organic light emitting diode display device having the same
US8513669B2 (en) Thin film transistor including metal or metal silicide structure in contact with semiconductor layer and organic light emitting diode display device having the thin film transistor
US8283668B2 (en) Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the same
TWI382471B (zh) 多晶矽製造方法、以之製造之ｔｆｔ、ｔｆｔ製造方法及含該ｔｆｔ之有機發光二極體顯示裝置
US9035311B2 (en) Organic light emitting diode display device and method of fabricating the same
EP2083440B1 (en) Method of fabricating a thin film transistor
CN101325220B (zh) 薄膜晶体管及其制造方法及包括该薄膜晶体管的显示装置
EP2146371B1 (en) Method of fabricating thin film transistor
EP2226833B1 (en) Method of fabricating a thin film transistor
CN101211985A (zh) 薄膜晶体管及其制造方法和有机发光二极管显示装置
JP2010157676A (ja) 多結晶シリコンの製造方法、薄膜トランジスタ、その製造方法及びそれを含む有機電界発光表示装置
EP2226848A1 (en) Thin film transistor, method of fabricating the same, and organic light emitting diode display device having the same
US8294158B2 (en) Thin film transistor, method of fabricating the same, and organic light emitting diode display device including the thin film transistor

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG SDI CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PARK, BYOUNG-KEON;SEO, JIN-WOOK;YANG, TAE-HOON;AND OTHERS;REEL/FRAME:021070/0867

Effective date: 20080529

AS Assignment

Owner name: SAMSUNG MOBILE DISPLAY CO., LTD., KOREA, REPUBLIC

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG SDI CO., LTD.;REEL/FRAME:022010/0001

Effective date: 20081209

Owner name: SAMSUNG MOBILE DISPLAY CO., LTD.,KOREA, REPUBLIC O

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG SDI CO., LTD.;REEL/FRAME:022010/0001

Effective date: 20081209

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION