CN1198330C - 布线设计方法 - Google Patents
布线设计方法 Download PDFInfo
- Publication number
- CN1198330C CN1198330C CNB021057540A CN02105754A CN1198330C CN 1198330 C CN1198330 C CN 1198330C CN B021057540 A CNB021057540 A CN B021057540A CN 02105754 A CN02105754 A CN 02105754A CN 1198330 C CN1198330 C CN 1198330C
- Authority
- CN
- China
- Prior art keywords
- wiring
- wire harness
- striped
- cross
- stripeds
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
-
- H10W20/43—
-
- H10W20/42—
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (14)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001269205A JP4515003B2 (ja) | 2001-09-05 | 2001-09-05 | 半導体装置 |
| JP269205/2001 | 2001-09-05 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1404133A CN1404133A (zh) | 2003-03-19 |
| CN1198330C true CN1198330C (zh) | 2005-04-20 |
Family
ID=19095066
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB021057540A Expired - Fee Related CN1198330C (zh) | 2001-09-05 | 2002-04-16 | 布线设计方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6745378B2 (zh) |
| EP (1) | EP1291792A3 (zh) |
| JP (1) | JP4515003B2 (zh) |
| KR (1) | KR100718173B1 (zh) |
| CN (1) | CN1198330C (zh) |
| TW (1) | TW569362B (zh) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6818996B2 (en) * | 2002-12-20 | 2004-11-16 | Lsi Logic Corporation | Multi-level redistribution layer traces for reducing current crowding in flipchip solder bumps |
| WO2005048314A2 (en) * | 2003-11-12 | 2005-05-26 | Silicon Pipe, Inc. | Tapered dielectric and conductor structures and applications thereof |
| US7466021B2 (en) * | 2003-11-17 | 2008-12-16 | Interconnect Portfolio, Llp | Memory packages having stair step interconnection layers |
| CN102339826B (zh) * | 2011-11-01 | 2013-01-16 | 矽力杰半导体技术(杭州)有限公司 | 一种器件匹配的集成电路及其设计方法 |
| US8990756B2 (en) * | 2012-11-22 | 2015-03-24 | Synopsys Taiwan Co., LTD. | Gateway model routing with slits on wires |
| KR102000622B1 (ko) | 2013-01-17 | 2019-07-16 | 삼성전자주식회사 | 반도체 장치 및 이의 제조 방법 |
| KR102832679B1 (ko) * | 2019-11-22 | 2025-07-11 | 삼성전자주식회사 | 반도체 소자 및 그의 제조 방법 |
| CN114388450B (zh) * | 2022-03-24 | 2022-07-05 | 上海燧原科技有限公司 | 一种集成电路器件结构和集成芯片 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3500308B2 (ja) * | 1997-08-13 | 2004-02-23 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 集積回路 |
| JP4228418B2 (ja) | 1998-07-30 | 2009-02-25 | 沖電気工業株式会社 | 半導体装置 |
| JP2000268072A (ja) * | 1999-03-17 | 2000-09-29 | Nec Corp | 半導体装置、該半導体装置の自動配線方法及び自動配線プログラムを記録した記録媒体 |
| US6239023B1 (en) * | 1999-05-27 | 2001-05-29 | Taiwan Semiconductor Manufacturing Company | Method to reduce the damages of copper lines |
| US6202191B1 (en) * | 1999-06-15 | 2001-03-13 | International Business Machines Corporation | Electromigration resistant power distribution network |
| US6448173B1 (en) * | 2000-06-07 | 2002-09-10 | International Business Machines Corporation | Aluminum-based metallization exhibiting reduced electromigration and method therefor |
-
2001
- 2001-09-05 JP JP2001269205A patent/JP4515003B2/ja not_active Expired - Fee Related
-
2002
- 2002-03-15 EP EP02251874A patent/EP1291792A3/en not_active Withdrawn
- 2002-03-15 US US10/097,728 patent/US6745378B2/en not_active Expired - Lifetime
- 2002-03-18 TW TW091105101A patent/TW569362B/zh not_active IP Right Cessation
- 2002-04-02 KR KR1020020018041A patent/KR100718173B1/ko not_active Expired - Fee Related
- 2002-04-16 CN CNB021057540A patent/CN1198330C/zh not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| EP1291792A2 (en) | 2003-03-12 |
| JP2003076735A (ja) | 2003-03-14 |
| EP1291792A3 (en) | 2006-01-25 |
| CN1404133A (zh) | 2003-03-19 |
| KR20030021115A (ko) | 2003-03-12 |
| JP4515003B2 (ja) | 2010-07-28 |
| US20030046647A1 (en) | 2003-03-06 |
| US6745378B2 (en) | 2004-06-01 |
| TW569362B (en) | 2004-01-01 |
| KR100718173B1 (ko) | 2007-05-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1207772C (zh) | 设计布线连接部分的方法和半导体器件 | |
| CN1198330C (zh) | 布线设计方法 | |
| CN1604316A (zh) | 利用多层布线防止低介电常数膜剥离的半导体器件 | |
| CN1327616A (zh) | 集成电路电力和地线路 | |
| CN1331491A (zh) | 半导体集成电路以及半导体集成电路布线布局 | |
| CN1790698A (zh) | 半导体器件和设计方法及该方法的记录介质和支持系统 | |
| CN1250951A (zh) | 半导体器件及其制造方法 | |
| CN1819158A (zh) | 半导体器件 | |
| CN100351841C (zh) | 具有倾斜布线的半导体集成电路及其布图方法 | |
| CN1290964A (zh) | 标准单元、标准单元阵列及其布局和布线的系统与方法 | |
| CN1677661A (zh) | 具有用以改善表面平整度的空置图案的多层布线结构 | |
| CN1204153A (zh) | 半导体集成电路器件 | |
| CN1750251A (zh) | 半导体装置的设计方法及半导体装置 | |
| CN1151549C (zh) | 半导体集成电路及其制造方法 | |
| CN2775841Y (zh) | 金属导线结构 | |
| CN1424758A (zh) | 半导体装置及其制造方法 | |
| CN101030578A (zh) | 半导体集成电路装置及其制造方法 | |
| CN1231959C (zh) | 产生金属层虚拟图案的方法 | |
| CN2708505Y (zh) | 内连线错误的改善图案 | |
| CN1139888C (zh) | 用于半导体集成电路的设置及布线方法 | |
| CN1866507A (zh) | 多层互补式导线结构及其制造方法 | |
| CN1630062A (zh) | 半导体集成电路的制备方法 | |
| TWI332248B (en) | Method for designing interconnect for a new processing technology and the interconnect | |
| CN1700434A (zh) | 在焊盘内的测试电路 | |
| CN1449039A (zh) | 半导体集成电路装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20081212 Address after: Tokyo, Japan Patentee after: Fujitsu Microelectronics Ltd. Address before: Kanagawa, Japan Patentee before: Fujitsu Ltd. |
|
| ASS | Succession or assignment of patent right |
Owner name: FUJITSU MICROELECTRONICS CO., LTD. Free format text: FORMER OWNER: FUJITSU LIMITED Effective date: 20081212 |
|
| C56 | Change in the name or address of the patentee |
Owner name: FUJITSU SEMICONDUCTOR CO., LTD. Free format text: FORMER NAME: FUJITSU MICROELECTRON CO., LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: Kanagawa Patentee after: FUJITSU MICROELECTRONICS Ltd. Address before: Kanagawa Patentee before: Fujitsu Microelectronics Ltd. |
|
| CP02 | Change in the address of a patent holder |
Address after: Kanagawa Patentee after: FUJITSU MICROELECTRONICS Ltd. Address before: Tokyo, Japan Patentee before: Fujitsu Microelectronics Ltd. |
|
| ASS | Succession or assignment of patent right |
Owner name: SUOSI FUTURE CO., LTD. Free format text: FORMER OWNER: FUJITSU SEMICONDUCTOR CO., LTD. Effective date: 20150515 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20150515 Address after: Kanagawa Patentee after: SOCIONEXT Inc. Address before: Kanagawa Patentee before: FUJITSU MICROELECTRONICS Ltd. |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20050420 Termination date: 20160416 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |