[go: up one dir, main page]

WO2018018450A1 - 电流限制在多核芯片中的应用方法及系统 - Google Patents

电流限制在多核芯片中的应用方法及系统 Download PDF

Info

Publication number
WO2018018450A1
WO2018018450A1 PCT/CN2016/091848 CN2016091848W WO2018018450A1 WO 2018018450 A1 WO2018018450 A1 WO 2018018450A1 CN 2016091848 W CN2016091848 W CN 2016091848W WO 2018018450 A1 WO2018018450 A1 WO 2018018450A1
Authority
WO
WIPO (PCT)
Prior art keywords
current
core
threads
chip
reduced
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2016/091848
Other languages
English (en)
French (fr)
Inventor
李媛媛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to PCT/CN2016/091848 priority Critical patent/WO2018018450A1/zh
Publication of WO2018018450A1 publication Critical patent/WO2018018450A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]

Definitions

  • the present invention relates to the field of electronics, and in particular, to a method and system for applying current limiting in a multi-core chip.
  • Chip English is Chip; Chipset is Chipset.
  • the chip generally refers to the carrier of the integrated circuit, and is also the result of the integrated circuit after being designed, manufactured, packaged, and tested. It is usually an independent whole that can be used immediately.
  • the words "chip” and "integrated circuit” are often mixed. For example, in the common discussion topic, integrated circuit design and chip design say that the chip industry, the integrated circuit industry, and the IC industry are often also meanings. . In fact, these two words are related and different.
  • Integrated circuit entities often exist in the form of chips, because narrowly defined integrated circuits emphasize the circuit itself, such as a phase-shifted oscillator that is simply connected with only five components. When it is still on the drawing, we It can also be called an integrated circuit.
  • this small integrated circuit When we want to use this small integrated circuit for application, it must be a separate piece of real object, or embedded in a larger integrated circuit, relying on the chip to play its role; Focusing on the design and layout of the circuit, the chip emphasizes the integration, production and packaging of the circuit.
  • the generalized integrated circuit when it comes to the industry (different from other industries), can also contain various meanings related to the chip.
  • a method for applying current limitation in a multi-core chip is provided, which solves the shortcomings of the prior art that the current reduction of the multi-core chip cannot be realized.
  • a method of applying current limiting to a multi-core chip comprising the steps of:
  • the method further includes:
  • the reduced thread of the kernel is allocated to run in other kernels.
  • the method further includes:
  • the reduced threads of the kernel are evenly distributed to run in other kernels.
  • an application system for current limiting in a multi-core chip comprising:
  • a detecting unit for detecting the current of each core and the running thread
  • a determining unit configured to determine whether the current of the core exceeds a current threshold
  • the reduction unit if the current of the core exceeds the current threshold, reduces the number of threads of the core.
  • system further includes:
  • An allocation unit that allocates the reduced threads of the kernel to other kernels to run.
  • system further includes:
  • a averaging unit that distributes the reduced threads of the kernel evenly to other cores.
  • the technical solution provided by the specific embodiment of the present invention detects the current of each core and the running thread. If the current of the core exceeds the current threshold, the number of threads of the core is reduced, so that it has the advantage of reducing the current of the chip.
  • FIG. 1 is a flow chart of a method for applying current limiting in a multi-core chip according to the present invention
  • FIG. 2 is a structural diagram of an application system for current limiting in a multi-core chip according to the present invention.
  • FIG. 1 is a flowchart of a method for applying current limitation to a multi-core chip according to a first preferred embodiment of the present invention.
  • the method is implemented by an electronic chip.
  • the method is as shown in FIG. 1 and includes the following steps. step:
  • Step S101 detecting current of each core and running threads
  • Step S102 determining whether the current of the core exceeds a current threshold
  • Step S103 If the current of the core exceeds the current threshold, the number of threads of the kernel is reduced.
  • the technical solution provided by the specific embodiment of the present invention detects the current of each core and the running thread. If the current of the core exceeds the current threshold, the number of threads of the core is reduced, so that it has the advantage of reducing the current of the chip.
  • the foregoing method may further include:
  • the reduced thread of the kernel is allocated to run in other kernels.
  • the foregoing method may further include:
  • the reduced threads of the kernel are evenly distributed to run in other kernels.
  • FIG. 2 is a schematic diagram of an application system for current limiting in a multi-core chip according to a second preferred embodiment of the present invention.
  • the system includes:
  • a detecting unit 201 configured to detect a current of each core and a running thread
  • the determining unit 202 is configured to determine whether the current of the core exceeds a current threshold
  • the reduction unit 203 for the current as the core exceeds the current threshold, reduces the number of threads of the core.
  • the technical solution provided by the specific embodiment of the present invention detects the current of each core and the running thread. If the current of the core exceeds the current threshold, the number of threads of the core is reduced, so that it has the advantage of reducing the current of the chip.
  • the above system may further include:
  • the allocating unit 204 is configured to allocate the reduced thread of the kernel to run in other kernels.
  • the above system may further include:
  • the averaging unit 205 is configured to distribute the reduced threads of the kernel to other kernels for running.
  • Computer readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one location to another.
  • a storage medium may be any available media that can be accessed by a computer.
  • the computer readable medium may include random access memory (Random) Access Memory, RAM), Read-Only Memory (ROM), Electrically Erasable Programmable Read Only Memory (Electrically Erasable Programmable Read-Only Memory, EEPROM), Compact Disc Read-Only Memory, CD-ROM, or other optical disc storage, magnetic storage medium or other magnetic storage device, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer. Also. Any connection may suitably be a computer readable medium.
  • a disk and a disc include a compact disc (CD), a laser disc, a compact disc, a digital versatile disc (DVD), a floppy disk, and a Blu-ray disc, wherein the disc is usually magnetically copied, and the disc is The laser is used to optically replicate the data. Combinations of the above should also be included within the scope of the computer readable media.

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

一种电流限制在多核芯片中的应用方法及系统,所述方法包括如下步骤:检测每个内核的电流以及运行的线程(S101);判断该内核的电流是否超过电流阈值(S102);如该内核的电流超过电流阈值,则减少该内核的线程数量(S103)。该方法及系统具有有效降低电流的优点。

Description

电流限制在多核芯片中的应用方法及系统 技术领域
本发明涉及电子领域,尤其涉及一种电流限制在多核芯片中的应用方法及系统。
背景技术
芯片,英文为Chip;芯片组为Chipset。芯片一般是指集成电路的载体,也是集成电路经过设计、制造、封装、测试后的结果,通常是一个可以立即使用的独立的整体。“芯片”和“集成电路”这两个词经常混着使用,比如在大家平常讨论话题中,集成电路设计和芯片设计说的是一个意思,芯片行业、集成电路行业、IC行业往往也是一个意思。实际上,这两个词有联系,也有区别。集成电路实体往往要以芯片的形式存在,因为狭义的集成电路,是强调电路本身,比如简单到只有五个元件连接在一起形成的相移振荡器,当它还在图纸上呈现的时候,我们也可以叫它集成电路,当我们要拿这个小集成电路来应用的时候,那它必须以独立的一块实物,或者嵌入到更大的集成电路中,依托芯片来发挥他的作用;集成电路更着重电路的设计和布局布线,芯片更强调电路的集成、生产和封装。而广义的集成电路,当涉及到行业(区别于其他行业)时,也可以包含芯片相关的各种含义。
现有的电子芯片均有多个内核,但是现有的电子芯片无法对多个内核的电流进行控制。
技术问题
提供一种电流限制在多核芯片中的应用方法,其解决了现有技术的无法实现多核芯片的电流降低的缺点。
技术解决方案
一方面,提供一种电流限制在多核芯片中的应用方法,所述方法包括如下步骤:
检测每个内核的电流以及运行的线程;
判断该内核的电流是否超过电流阈值;
如该内核的电流超过电流阈值,则减少该内核的线程数量。
可选的,所述方法还包括:
将减少的该内核的线程分配到其他内核中运行。
可选的,所述方法还包括:
将减少的该内核的线程平均分配到其他内核中运行。
第二方面,提供一种电流限制在多核芯片中的应用系统,所述系统包括:
检测单元,用于检测每个内核的电流以及运行的线程;
判断单元,用于判断该内核的电流是否超过电流阈值;
减少单元,用于如该内核的电流超过电流阈值,则减少该内核的线程数量。
可选的,所述系统还包括:
分配单元,用于将减少的该内核的线程分配到其他内核中运行。
可选的,所述系统还包括:
均分单元,用于将减少的该内核的线程平均分配到其他内核中运行。
有益效果
本发明具体实施方式提供的技术方案检测每个内核的电流以及运行的线程,如该内核的电流超过电流阈值,则减少该内核的线程数量,所以其具有降低芯片的电流的优点。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。
图1为本发明提供的一种电流限制在多核芯片中的应用方法的流程图;
图2为本发明提供的一种电流限制在多核芯片中的应用系统的结构图。
本发明的实施方式
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。
参阅图1,图1为本发明第一较佳实施方式提供的一种电流限制在多核芯片中的应用方法的流程图,该方法由电子芯片来完成,该方法如图1所示,包括如下步骤:
步骤S101、检测每个内核的电流以及运行的线程;
步骤S102、判断该内核的电流是否超过电流阈值;
步骤S103、如该内核的电流超过电流阈值,则减少该内核的线程数量。
本发明具体实施方式提供的技术方案检测每个内核的电流以及运行的线程,如该内核的电流超过电流阈值,则减少该内核的线程数量,所以其具有降低芯片的电流的优点。
可选的,上述方法在步骤S103之后还可以包括:
将减少的该内核的线程分配到其他内核中运行。
可选的,上述方法在步骤S103之后还可以包括:
将减少的该内核的线程平均分配到其他内核中运行。
参阅图2,图2为本发明第二较佳实施方式提供的一种电流限制在多核芯片中的应用系统,该系统包括:
检测单元201,用于检测每个内核的电流以及运行的线程;
判断单元202,用于判断该内核的电流是否超过电流阈值;
减少单元203,用于如该内核的电流超过电流阈值,则减少该内核的线程数量。
本发明具体实施方式提供的技术方案检测每个内核的电流以及运行的线程,如该内核的电流超过电流阈值,则减少该内核的线程数量,所以其具有降低芯片的电流的优点。
可选的,上述系统还可以包括:
分配单元204,用于将减少的该内核的线程分配到其他内核中运行。
可选的,上述系统还可以包括:
均分单元205,用于将减少的该内核的线程平均分配到其他内核中运行。
需要说明的是,对于前述的各方法实施方式或实施例,为了简单描述,故将其都表述为一系列的动作组合,但是本领域技术人员应该知悉,本发明并不受所描述的动作顺序的限制,因为根据本发明,某些步骤可以采用其他顺序或者同时进行。其次,本领域技术人员也应该知悉,说明书中所描述实施方式或实施例均属于优选实施例,所涉及的动作和单元并不一定是本发明所必须的。
在上述实施例中,对各个实施例的描述都各有侧重,某个实施例中没有详述的部分,可以参见其他实施例的相关描述。
本发明实施例方法中的步骤可以根据实际需要进行顺序调整、合并和删减。
本发明实施例装置中的单元可以根据实际需要进行合并、划分和删减。本领域的技术人员可以将本说明书中描述的不同实施例以及不同实施例的特征进行结合或组合。
通过以上的实施方式的描述,所属领域的技术人员可以清楚地了解到本发明可以用硬件实现,或固件实现,或它们的组合方式来实现。当使用软件实现时,可以将上述功能存储在计算机可读介质中或作为计算机可读介质上的一个或多个指令或代码进行传输。计算机可读介质包括计算机存储介质和通信介质,其中通信介质包括便于从一个地方向另一个地方传送计算机程序的任何介质。存储介质可以是计算机能够存取的任何可用介质。以此为例但不限于:计算机可读介质可以包括随机存取存储器(Random Access Memory,RAM)、只读存储器(Read-Only Memory,ROM)、电可擦可编程只读存储器(Electrically Erasable Programmable Read-Only Memory,EEPROM)、只读光盘(Compact Disc Read-Only Memory,CD-ROM)或其他光盘存储、磁盘存储介质或者其他磁存储设备、或者能够用于携带或存储具有指令或数据结构形式的期望的程序代码并能够由计算机存取的任何其他介质。此外。任何连接可以适当的成为计算机可读介质。例如,如果软件是使用同轴电缆、光纤光缆、双绞线、数字用户线(Digital Subscriber Line,DSL)或者诸如红外线、无线电和微波之类的无线技术从网站、服务器或者其他远程源传输的,那么同轴电缆、光纤光缆、双绞线、DSL或者诸如红外线、无线和微波之类的无线技术包括在所属介质的定影中。如本发明所使用的,盘(Disk)和碟(disc)包括压缩光碟(CD)、激光碟、光碟、数字通用光碟(DVD)、软盘和蓝光光碟,其中盘通常磁性的复制数据,而碟则用激光来光学的复制数据。上面的组合也应当包括在计算机可读介质的保护范围之内。
总之,以上所述仅为本发明技术方案的较佳实施例而已,并非用于限定本发明的保护范围。凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。

Claims (6)

  1. 一种电流限制在多核芯片中的应用方法,其特征在于,所述方法包括如下步骤:
    检测每个内核的电流以及运行的线程;
    判断该内核的电流是否超过电流阈值;
    如该内核的电流超过电流阈值,则减少该内核的线程数量。
  2. 根据权利要求1所述的方法,其特征在于,所述方法还包括:
    将减少的该内核的线程分配到其他内核中运行。
  3. 根据权利要求1所述的方法,其特征在于,所述方法还包括:
    将减少的该内核的线程平均分配到其他内核中运行。
  4. 一种电流限制在多核芯片中的应用系统,其特征在于,所述系统包括:
    检测单元,用于检测每个内核的电流以及运行的线程;
    判断单元,用于判断该内核的电流是否超过电流阈值;
    减少单元,用于如该内核的电流超过电流阈值,则减少该内核的线程数量。
  5. 根据权利要求4所述的系统,其特征在于,所述系统还包括:
    分配单元,用于将减少的该内核的线程分配到其他内核中运行。
  6. 根据权利要求4所述的系统,其特征在于,所述系统还包括:
    均分单元,用于将减少的该内核的线程平均分配到其他内核中运行。
PCT/CN2016/091848 2016-07-27 2016-07-27 电流限制在多核芯片中的应用方法及系统 Ceased WO2018018450A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2016/091848 WO2018018450A1 (zh) 2016-07-27 2016-07-27 电流限制在多核芯片中的应用方法及系统

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2016/091848 WO2018018450A1 (zh) 2016-07-27 2016-07-27 电流限制在多核芯片中的应用方法及系统

Publications (1)

Publication Number Publication Date
WO2018018450A1 true WO2018018450A1 (zh) 2018-02-01

Family

ID=61015310

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/091848 Ceased WO2018018450A1 (zh) 2016-07-27 2016-07-27 电流限制在多核芯片中的应用方法及系统

Country Status (1)

Country Link
WO (1) WO2018018450A1 (zh)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101076770A (zh) * 2004-09-28 2007-11-21 英特尔公司 根据可用并行数目改变每条指令能量的方法和设备
US20090172423A1 (en) * 2007-12-31 2009-07-02 Justin Song Method, system, and apparatus for rerouting interrupts in a multi-core processor
CN104081315A (zh) * 2011-12-15 2014-10-01 英特尔公司 包括线程合并的用于能效和节能的方法、装置和系统
CN105528330A (zh) * 2014-09-30 2016-04-27 杭州华为数字技术有限公司 负载均衡的方法、装置、丛集和众核处理器
CN106292995A (zh) * 2016-07-27 2017-01-04 李媛媛 电流限制在多核芯片中的应用方法及系统

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101076770A (zh) * 2004-09-28 2007-11-21 英特尔公司 根据可用并行数目改变每条指令能量的方法和设备
US20090172423A1 (en) * 2007-12-31 2009-07-02 Justin Song Method, system, and apparatus for rerouting interrupts in a multi-core processor
CN104081315A (zh) * 2011-12-15 2014-10-01 英特尔公司 包括线程合并的用于能效和节能的方法、装置和系统
CN105528330A (zh) * 2014-09-30 2016-04-27 杭州华为数字技术有限公司 负载均衡的方法、装置、丛集和众核处理器
CN106292995A (zh) * 2016-07-27 2017-01-04 李媛媛 电流限制在多核芯片中的应用方法及系统

Similar Documents

Publication Publication Date Title
WO2018018424A1 (zh) 基于芯片的温度控制方法及系统
WO2018018450A1 (zh) 电流限制在多核芯片中的应用方法及系统
WO2018018448A1 (zh) 芯片中温度降低方法及系统
WO2018018449A1 (zh) 基于多核芯片的电压降低方法及系统
WO2018018451A1 (zh) 电子芯片中的功率分配方法及系统
WO2018018452A1 (zh) 负载均衡在多核芯片中的应用方法及系统
WO2018018494A1 (zh) 基于多区间分配的功率分配方法及系统
WO2018018492A1 (zh) 电流在多核芯片内部的多区间分配方法及系统
WO2018014300A1 (zh) 多核芯片的功率实现方法及系统
WO2018018495A9 (zh) 电子芯片的多区间通风量控制方法及系统
WO2018018491A1 (zh) 多区间分配电子芯片电压的方法及系统
WO2018014299A1 (zh) 电流在多个内核中的分配方法及系统
WO2018014298A1 (zh) 电子芯片内部电压分配方法及系统
WO2018018493A1 (zh) 多区间温度值在多核芯片的应用方法及系统
WO2018010086A1 (zh) 电子芯片的信号信息发送方法及系统
WO2018018425A1 (zh) 多内核芯片线程分配方法及系统
WO2018018373A1 (zh) 多个内核芯片的功率计算方法及系统
WO2018018372A1 (zh) 电子芯片内的电流计算方法及系统
WO2018018371A1 (zh) 多核芯片电压计算方法及系统
WO2018014186A1 (zh) 电子芯片的电流存储方法及系统
WO2018018427A1 (zh) 基于多内核芯片的多任务调度方法及系统
WO2018014185A1 (zh) 电子芯片的电压存储方法及系统
WO2017219298A1 (zh) 电子芯片的信号存储方法及系统
WO2017219280A1 (zh) 电子芯片的电压报警方法及系统
WO2017219281A1 (zh) 电子芯片的电流报警方法及系统

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16910031

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 230519)

122 Ep: pct application non-entry in european phase

Ref document number: 16910031

Country of ref document: EP

Kind code of ref document: A1