[go: up one dir, main page]

WO2009066993A3 - Utilisation de l'exclusion de bords d'une tranche sélective pour obtenir une topographie presque plane - Google Patents

Utilisation de l'exclusion de bords d'une tranche sélective pour obtenir une topographie presque plane Download PDF

Info

Publication number
WO2009066993A3
WO2009066993A3 PCT/MY2008/000159 MY2008000159W WO2009066993A3 WO 2009066993 A3 WO2009066993 A3 WO 2009066993A3 MY 2008000159 W MY2008000159 W MY 2008000159W WO 2009066993 A3 WO2009066993 A3 WO 2009066993A3
Authority
WO
WIPO (PCT)
Prior art keywords
wee
selective
obtain near
wafer
planar topography
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/MY2008/000159
Other languages
English (en)
Other versions
WO2009066993A2 (fr
Inventor
Wan Idrus
Khairil Mazwan Mohd Zaini
Anifah Zakaria
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mimos Bhd
Original Assignee
Mimos Bhd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mimos Bhd filed Critical Mimos Bhd
Publication of WO2009066993A2 publication Critical patent/WO2009066993A2/fr
Publication of WO2009066993A3 publication Critical patent/WO2009066993A3/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/20—Exposure; Apparatus therefor
    • G03F7/2022—Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure
    • G03F7/2026—Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure for the removal of unwanted material, e.g. image or background correction
    • G03F7/2028—Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure for the removal of unwanted material, e.g. image or background correction of an edge bead on wafers

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Weting (AREA)

Abstract

L'invention concerne un procédé pour éliminer une photorésine à l'aide de l'exclusion de bords d'une tranche (WEE) à partir du codage de tranche. La WEE est utilisée au niveau de couches sélectives de la tranche afin de réduire le défaut topographique autour de la zone de codage de tranche.
PCT/MY2008/000159 2007-11-22 2008-11-24 Utilisation de l'exclusion de bords d'une tranche sélective pour obtenir une topographie presque plane Ceased WO2009066993A2 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
MYPI20072075 2007-11-22
MYPI20072075 2007-11-22

Publications (2)

Publication Number Publication Date
WO2009066993A2 WO2009066993A2 (fr) 2009-05-28
WO2009066993A3 true WO2009066993A3 (fr) 2009-10-15

Family

ID=40668027

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/MY2008/000159 Ceased WO2009066993A2 (fr) 2007-11-22 2008-11-24 Utilisation de l'exclusion de bords d'une tranche sélective pour obtenir une topographie presque plane

Country Status (1)

Country Link
WO (1) WO2009066993A2 (fr)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010059550A (ko) * 1999-12-30 2001-07-06 박종섭 반도체 소자의 제조 방법
US20030181058A1 (en) * 2002-03-19 2003-09-25 Taiwan Semiconductor Manufacturing Co., Ltd Photoresist removal from alignment marks through wafer edge exposure

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010059550A (ko) * 1999-12-30 2001-07-06 박종섭 반도체 소자의 제조 방법
US20030181058A1 (en) * 2002-03-19 2003-09-25 Taiwan Semiconductor Manufacturing Co., Ltd Photoresist removal from alignment marks through wafer edge exposure

Also Published As

Publication number Publication date
WO2009066993A2 (fr) 2009-05-28

Similar Documents

Publication Publication Date Title
WO2009059128A3 (fr) Structures de films minces photovoltaïques cristallins et leurs méthodes de production
WO2012071192A3 (fr) Doublage de pas de transfert d'image de parois latérales et amincissement de dimension critique en ligne
WO2010124059A3 (fr) Structures photovoltaïques à film mince cristallins et procédés pour leur formation
WO2007112066A3 (fr) Structures semi-conductrices à désaccord de réseau et procédés de fabrication de dispositif associés
WO2011026055A3 (fr) Marque unique et procédé destiné à déterminer une uniformité de dimension critique et repérage de réticules combiné à une capacité de recouvrement de tranche
WO2009017465A3 (fr) Système et procédé d'inspection de défaut d'une tranche à motifs
WO2008039674A3 (fr) Reconstruction d'image de photomasque et de plaquette
WO2012057512A3 (fr) Dispositif à semi-conducteur composite et son procédé de fabrication
PH12012501962A1 (en) Sheet for protecting surface of semiconductor wafer, semiconductor device manufacturing method and semiconductor wafer protection method using sheet
SG152216A1 (en) Method of preparing a substrate for lithography, a substrate, a device manufacturing method, a sealing coating applicator and a sealing coating measurement apparatus
TW200943384A (en) Spacer double patterning for lithography operations
FI20085827A7 (fi) Menetelmä puolijohteen galliumnitridiin perustuvien heterorakenteiden kasvattamiseksi
WO2010039208A3 (fr) Structures d’anneau de garde et leur procédé de préfabrication
TWI316284B (en) Semiconductor device, fabrication methods thereof and methods for forming a tungsten-containing layer
TWI371778B (en) Process for forming resist pattern, semiconductor device and manufacturing method for the same
WO2011100647A3 (fr) Forme réutilisable double face pour fabrication de substrats semi-conducteurs pour fabrication de cellules photovoltaïques et de dispositifs microélectroniques
TW200639933A (en) Method of fabricating semiconductor device
TW200736856A (en) Dynamic multi-purpose composition for the removal of photoresists and method for its use
WO2010065459A3 (fr) Procédé de gravure de matériau diélectrique d'organosiloxane
WO2011088050A3 (fr) Procédé de formation de motifs pour structures de piliers haute densité
WO2011090852A3 (fr) Alignement et ajustement lithographique d'interconnexion verticale
TWI372439B (en) Semiconductor wafer positioning method, and apparatus using the same
TWI263262B (en) Method for repairing opaque defects in photolithography masks
EP1953808A4 (fr) Procede de production d' une plaquette epitaxiale et plaquette epitaxiale
WO2009066993A3 (fr) Utilisation de l'exclusion de bords d'une tranche sélective pour obtenir une topographie presque plane

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08851868

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08851868

Country of ref document: EP

Kind code of ref document: A2