[go: up one dir, main page]

WO2008117367A1 - 集積回路チップ及び回路ネットワーク - Google Patents

集積回路チップ及び回路ネットワーク Download PDF

Info

Publication number
WO2008117367A1
WO2008117367A1 PCT/JP2007/055994 JP2007055994W WO2008117367A1 WO 2008117367 A1 WO2008117367 A1 WO 2008117367A1 JP 2007055994 W JP2007055994 W JP 2007055994W WO 2008117367 A1 WO2008117367 A1 WO 2008117367A1
Authority
WO
WIPO (PCT)
Prior art keywords
connection information
wire connection
integrated circuit
circuit
network
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2007/055994
Other languages
English (en)
French (fr)
Inventor
Hirotaka Tamura
Masaya Kibune
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to PCT/JP2007/055994 priority Critical patent/WO2008117367A1/ja
Priority to JP2009506085A priority patent/JP5099122B2/ja
Publication of WO2008117367A1 publication Critical patent/WO2008117367A1/ja
Priority to US12/562,648 priority patent/US20100011265A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
  • Information Transfer Systems (AREA)
  • Transceivers (AREA)

Abstract

　集積回路チップは、信号を同時に送信及び受信可能な複数の双方向トランシーバと、該複数の双方向トランシーバと所定のノードとに結合され、該複数の双方向トランシーバと該所定のノードとの間の接続を切替え可能にするスイッチ回路と、結線情報を保持する結線情報格納部と、該結線情報に応じて該スイッチ回路の接続を設定する制御回路とを含む
PCT/JP2007/055994 2007-03-23 2007-03-23 集積回路チップ及び回路ネットワーク Ceased WO2008117367A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
PCT/JP2007/055994 WO2008117367A1 (ja) 2007-03-23 2007-03-23 集積回路チップ及び回路ネットワーク
JP2009506085A JP5099122B2 (ja) 2007-03-23 2007-03-23 集積回路チップ及び回路ネットワーク
US12/562,648 US20100011265A1 (en) 2007-03-23 2009-09-18 Integrated circuit chip and circuit network

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/055994 WO2008117367A1 (ja) 2007-03-23 2007-03-23 集積回路チップ及び回路ネットワーク

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/562,648 Continuation US20100011265A1 (en) 2007-03-23 2009-09-18 Integrated circuit chip and circuit network

Publications (1)

Publication Number Publication Date
WO2008117367A1 true WO2008117367A1 (ja) 2008-10-02

Family

ID=39788112

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/055994 Ceased WO2008117367A1 (ja) 2007-03-23 2007-03-23 集積回路チップ及び回路ネットワーク

Country Status (3)

Country Link
US (1) US20100011265A1 (ja)
JP (1) JP5099122B2 (ja)
WO (1) WO2008117367A1 (ja)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10102382B1 (en) * 2013-03-14 2018-10-16 Lawrence Livermore National Security, Llc Intrinsic use control for system and use controlled component security
JP2016130921A (ja) * 2015-01-13 2016-07-21 富士通オプティカルコンポーネンツ株式会社 伝送装置およびｆｉｆｏ回路の制御方法
KR102501200B1 (ko) * 2016-02-15 2023-02-21 에스케이하이닉스 주식회사 클럭 데이터 복구 회로, 클럭 데이터 복구 방법 및 그를 포함하는 집적 회로
CN106126470B (zh) * 2016-06-30 2021-09-17 唯捷创芯(天津)电子技术股份有限公司 一种实现芯片重用的可变信号流向控制方法及通信终端
CN112118166B (zh) * 2020-09-18 2022-05-31 上海国微思尔芯技术股份有限公司 一种多芯片的组网系统、方法及应用
CN118567918A (zh) * 2023-02-28 2024-08-30 美光科技公司 用于输入/输出(i/o)组件测试的设备、系统及方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06250766A (ja) * 1993-02-22 1994-09-09 Oki Electric Ind Co Ltd 可変配線素子及び可変配線バックボード
JPH0954762A (ja) * 1995-08-18 1997-02-25 Hitachi Ltd ネットワーク構成
JP2001313624A (ja) * 1999-04-22 2001-11-09 Nippon Telegr & Teleph Corp <Ntt> Ｏｆｄｍパケット通信用受信装置
JP2004208222A (ja) * 2002-12-26 2004-07-22 Fujitsu Ltd クロック復元回路およびデータ受信回路

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7058002B1 (en) * 1999-04-22 2006-06-06 Nippon Telegraph And Telephone Corporation OFDM packet communication receiver
US7515656B2 (en) * 2002-04-15 2009-04-07 Fujitsu Limited Clock recovery circuit and data receiving circuit
US7664018B2 (en) * 2002-07-02 2010-02-16 Emulex Design & Manufacturing Corporation Methods and apparatus for switching fibre channel arbitrated loop devices
US7305038B2 (en) * 2002-12-23 2007-12-04 Lsi Corporation Peripheral device receiver detection in a high noise environment
US7062586B2 (en) * 2003-04-21 2006-06-13 Xilinx, Inc. Method and apparatus for communication within a programmable logic device using serial transceivers
US7089444B1 (en) * 2003-09-24 2006-08-08 Altera Corporation Clock and data recovery circuits
JP2006157609A (ja) * 2004-11-30 2006-06-15 Toshiba Corp 通信制御装置および通信制御方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06250766A (ja) * 1993-02-22 1994-09-09 Oki Electric Ind Co Ltd 可変配線素子及び可変配線バックボード
JPH0954762A (ja) * 1995-08-18 1997-02-25 Hitachi Ltd ネットワーク構成
JP2001313624A (ja) * 1999-04-22 2001-11-09 Nippon Telegr & Teleph Corp <Ntt> Ｏｆｄｍパケット通信用受信装置
JP2004208222A (ja) * 2002-12-26 2004-07-22 Fujitsu Ltd クロック復元回路およびデータ受信回路

Also Published As

Publication number Publication date
JPWO2008117367A1 (ja) 2010-07-08
JP5099122B2 (ja) 2012-12-12
US20100011265A1 (en) 2010-01-14

Similar Documents

Publication Publication Date Title
WO2008117367A1 (ja) 集積回路チップ及び回路ネットワーク
EP3201527B1 (en) Wirelessly-controlled lighting device with audio playing function and control method thereof
WO2009040179A3 (de) Schaltungsanordnung zur signalaufnahme und -erzeugung sowie verfahren zum betreiben dieser schaltungsanordnung
WO2008076790A3 (en) Multi-die memory device
WO2010138264A3 (en) Techniques for interworking between heterogeneous radios background
WO2009063565A1 (ja) 制御システム、制御方法、マスター装置、制御装置
RU2013131827A (ru) Архитектура беспроводной сети медицинского устройства
WO2008041817A3 (en) Unified communication repeater
WO2008030641A3 (en) Integrated circuit with graduated on-die termination
WO2009031282A1 (ja) 無線中継装置および無線通信システム
WO2007021895A3 (en) Bridging coaxial cable networks
JP2011061351A5 (ja)
WO2008075208A3 (en) An antenna arrangement
CN102215287B (zh) 切换通讯模块音频通道的方法及装置
WO2007102981A3 (en) Asymmetric control of high-speed bidirectional signaling
WO2009020120A1 (ja) 通信装置、無線通信装置および通信制御方法
WO2008152697A1 (ja) コンフィグレーション装置
WO2009067685A3 (en) Ethernet controller
TW200701417A (en) Wireless local area network communications module and integrated chip package
JP2011061393A5 (ja)
WO2008135971A3 (en) Wireless area network compliant system and method using a phase array antenna
WO2008024630A3 (en) Tunneling data to multiple wireless networks from device without connectivity through employment of device with connectivity
TW200641374A (en) Channel switching circuit
EP1764924A3 (en) Dual mode front end module and mobile terminal having the same
WO2009016785A1 (ja) 通信制御システム

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07739435

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009506085

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07739435

Country of ref document: EP

Kind code of ref document: A1