[go: up one dir, main page]

US20050248375A1 - Semiconductor memory device with ability to adjust impedance of data output driver - Google Patents

Semiconductor memory device with ability to adjust impedance of data output driver Download PDF

Info

Publication number
US20050248375A1
US20050248375A1 US11/023,920 US2392004A US2005248375A1 US 20050248375 A1 US20050248375 A1 US 20050248375A1 US 2392004 A US2392004 A US 2392004A US 2005248375 A1 US2005248375 A1 US 2005248375A1
Authority
US
United States
Prior art keywords
signal
ocd
pull
unit
receiving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/023,920
Other languages
English (en)
Inventor
Hun-Sam Jung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JUNG, HUN-SAM
Publication of US20050248375A1 publication Critical patent/US20050248375A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2254—Calibration

Definitions

  • the present invention relates to a semiconductor memory device; and, more particularly, to a semiconductor memory device capable of adjusting an impedance of a data output driver.
  • a dynamic random access memory has been improved continuously to increase its operational speed. Synchronizing an internal clock signal with an external clock signal is one of methods to improve an operational speed of the DRAM. Particularly, a DRAM which is operated in synchronization with the external clock signal is called a synchronous dynamic random access memory (SDRAM).
  • SDRAM synchronous dynamic random access memory
  • the SDRAM performs a data access operation at a rising edge of the external clock signal. That is, the SDRAM can perform the data access operation once within one cycle of the external clock signal.
  • Such an SDRAM that performs the data access operation once within one cycle of the external clock signal is particularly called a single data rate (SDR) SDRAM.
  • SDR single data rate
  • the DDR SDRAM performs the data access operation at a rising edge and a falling edge of the external clock signal. That is, the DDR SDRAM performs the data access operation twice within one cycle of the external clock signal.
  • a double data rate 2 (DDR2) SDRAM is an upgraded version of the DDR SDRAM.
  • JEDEC Joint Electron Device Engineering Council
  • OCD off chip driver
  • the OCD calibration control means adjusting an impedance of a data output driver so that the data output driver can have optimum impedance.
  • the optimum impedance of the data output driver can be found by measuring a current flown from an external device such as a chipset to the data output driver or a voltage between the chipset and the data output driver.
  • the DDR2 SDRAM should be provided with an ability of adjusting the impedance of the data output driver.
  • FIG. 1 is a block diagram showing a data interface between a chipset and a conventional DDR SDRAM.
  • the data interface shown in FIG. 1 roughly shows how data access operation is performed.
  • the conventional DDR SDRAM receives a plurality of command signals such as a chip selection bar signal /CS, a write enable bar signal /WE, a clock signal CLK and a clock bar signal /CLK from the chipset.
  • the conventional DDR SDRAM also receives a plurality of address signals A 0 to A 15 .
  • the conventional DDR SDRAM receives or outputs data through a plurality of data output pins DQ 0 to DQ 15 .
  • the conventional DDR SDRAM receives or outputs a data strobe signal DQS through a data strobe input pin DQS.
  • the data strobe signal DQS periodically changes its logic level while the data access operation is performed.
  • the conventional DDR SDRAM generally uses the data strobe signal DQS for aligning and transfers the aligned data to the inside of the DDR SDRAM.
  • FIG. 2 is a flow chart showing an operational procedure of performing an OCD calibration control operation introduced by the JEDEC. Each step of the operational procedure is marked by step numbers from 10 to 21 .
  • the operational procedure can be mainly divided into two sequences, i.e., a first sequence for measuring impedance of a data output driver and a second sequence for adjusting the impedance.
  • the data output driver includes a pull-up driver and a pull-down driver, and activates one of those drivers to output a data. That is, the data output driver outputs a data having a logic high level through the pull-up driver and outputs a data having a logic low level through the pull-down driver. Therefore, the impedance of the data output driver can be measured by measuring impedance of the pull-up driver or impedance of the pull-down driver. In a first drive mode DRIVE 1 , the impedance of the pull-up driver is measured and, in a second drive mode DRIVE 0 , the impedance of the pull-down driver is measured.
  • a drive mode is set to the first drive mode DRIVE 1 by an extended mode register set (EMRS)
  • EMRS extended mode register set
  • data signals outputted through all data pins (DQ pins) and the data strobe signal DQS become a logic high level
  • the data strobe bar signal /DQS becomes a logic low level as shown in the step 10 .
  • Various operations of a DDR SDRAM are controlled based on a value set in the EMRS.
  • the impedance of the data output driver is measured when the pull-up driver outputs the data as a logic high level.
  • the chipset measures the impedance of the pull-up driver. If the measured impedance of the pull-up driver is an optimum value for a current system status, the EMRS is set as a termination of the OCD calibration control operation, as shown in the steps 11 and 15 . After the step 15 , the OCD calibration control operation is performed again, i.e., the EMRS is set as the second drive mode DRIVE 0 as shown in the step 16 .
  • the EMRS is set as an adjustment mode for adjusting the measured impedance of the pull-up driver as shown in the steps 11 and 12 .
  • the output impedance of the pull-up driver is increased or decreased by decoding a burst code to thereby adjust the impedance of the pull-up driver.
  • the burst code is outputted by the chipset and a burst length (BL) is set to 4.
  • the output impedance of the pull-up driver is adjusted by controlling the number of turned-on pull-up MOS transistors included in the pull-up driver.
  • the pull-up MOS transistors are connected in parallel and, also, each of the pull-up MOS transistors has a same driving strength.
  • the OCD calibration control operation is terminated based on the EMRS as shown in the step 14 .
  • the OCD calibration control operation is performed again, i.e., the EMRS is set as the first drive mode DRIVE 1 for measuring the impedance of the pull-up driver again as shown in the step 10 .
  • the impedance of the pull-up driver is adjusted by the same way, i.e., the steps 12 to 14 , described above until the measured impedance is considered as the optimum value.
  • the drive mode i.e., a value set in the EMRS, is set to the second drive mode DRIVE 0 as described above at the step 16 .
  • the impedance of the data output driver is measured when the pull-down driver outputs the data having a logic low level to the chipset.
  • the chipset measures the impedance of the pull-down driver. If the measured impedance of the pull-down driver is an optimum value for the current system status, the OCD calibration control operation is terminated as shown in the steps 17 and 21 .
  • the EMRS sets the adjustment mode for adjusting the measured impedance of the pull-down driver as shown in the step 18 . Then, the steps 19 , 20 , 16 and 17 are sequentially performed until the measured impedance of the pull-down driver becomes the optimum value. If the measured impedance of the pull-down driver becomes the optimum value as a result of the step 17 , the OCD calibration control operation is terminated at the step 21 .
  • FIG. 3A is a timing diagram showing an operation of measuring the impedance of the data output driver while the OCD calibration control operation is performed.
  • FIG. 3B is an operation table showing an operation of performing the OCD calibration control operation in response to a 3-bit control signal inputted through address pins A 7 , A 8 and A 9 .
  • the chipset inputs the 3-bit control signal to a DDR2 SDRAM so that the EMRS can set the drive mode to one of the first drive mode DRIVE 1 and the second driver mode DRIVE 0 .
  • the 3-bit control signal is inputted to the address pins A 7 to A 9 as above mentioned.
  • the OCD calibration control operation according to the 3-bit control signal is defined in the operation table shown in FIG. 3B .
  • the EMRS sets the drive mode to the first drive mode DRIVE 1 or the second drive mode DRIVE 0 respectively. After that, if the 3-bit control signal is inputted as 001, the EMRS sets the adjustment mode. In addition, if the 3-bit control signal is inputted as 111, the impedance of the data output driver is set to a default impedance value.
  • the data output driver outputs the data as a logic high level through the pull-up driver and the impedance of the pull-up driver is measured.
  • the data output driver outputs the data as a logic low level through the pull-down driver and the impedance of the pull-down driver is measured.
  • the ‘EMRS’ shown in FIG. 3A indicates a timing of setting the EMRS and the ‘NOP’ means no-operation.
  • FIG. 4A is a timing diagram showing an operation of adjusting the impedance of the data output driver while the OCD calibration control operation is performed.
  • FIG. 4B is an operation table showing the OCD calibration control operation according to the burst code.
  • the chipset inputs the 4-bit burst code to the conventional DDR SDRAM through the DQ pins.
  • the operation table shown in FIG. 4B shows the operation in the adjustment mode according to the 4-bit burst code.
  • the operation in the adjust mode is performed by turning on/off MOS transistors included in the data output driver as described above.
  • the burst code is inputted as ‘1000’ once, one of activated pull-down MOS transistors included in the pull-down driver is turned-off. If the burst code is inputted as ‘1001’, the number of activated pull-up MOS transistors included in the pull-up driver is increased by one and the number of activated pull-down MOS transistors included in the pull-down driver is decreased by one.
  • the OCD calibration control operation is finished.
  • the above-mentioned OCD calibration control operation is a newly introduced concept by the JEDEC and a circuit for performing the OCD calibration control operations has not developed yet. Therefore, an electronic circuit capable of performing the OCD calibration control operation is required for a DDR2 SDRAM.
  • an object of the present invention to provide a semiconductor memory device having a circuit for adjusting impedance of a data output driver.
  • a semiconductor memory device for performing an OCD calibration control operation in order to adjust a data output impedance, including: means for decoding an address signal to generate an OCD default control signal, an OCD operation signal and plural data; means for receiving a plural-bit data to generate an OCD control code; means for receiving the OCD control code and the OCD operation signal to generate a plurality of impedance adjustment control signals; and means for receiving the plural data and adjusting the data output impedance in response to the plurality of impedance adjustment control signals.
  • FIG. 1 is a block diagram showing a data interface between a chipset and a conventional DDR SDRAM
  • FIG. 2 is a flow chart showing an operational procedure of performing an OCD calibration control operation introduced by the JEDEC;
  • FIG. 3A is a timing diagram showing an operation of measuring the impedance of the data output driver while the OCD calibration control operation is performed;
  • FIG. 3B is an operation table showing an operation of performing the OCD calibration control operation
  • FIG. 4A is a timing diagram showing an operation of adjusting the impedance of the data output driver while the OCD calibration control operation is performed;
  • FIG. 4B is an operation table showing the OCD calibration control operation according to a burst code
  • FIG. 5 is a block diagram showing a semiconductor memory device in accordance with the present invention.
  • FIG. 6 is a schematic circuit diagram showing an OCD control signal input unit
  • FIG. 7 is a block diagram showing a CAS signal generator shown in FIG. 5 ;
  • FIG. 8A is a schematic circuit diagram showing a first CAS signal generator shown in FIG. 7 ;
  • FIG. 8B is a schematic circuit diagram showing a second CAS signal generator shown in FIG. 7 ;
  • FIG. 9 is a block diagram showing a conventional CAS signal generator included in a conventional semiconductor memory device.
  • FIG. 10 a timing diagram showing an operation of a conventional CAS signal generator shown in FIG. 9 ;
  • FIG. 11 is a block diagram showing a data input unit shown in FIG. 5 ;
  • FIG. 12 is a timing diagram showing an operation of a data input unit shown in FIG. 5 ;
  • FIG. 13 is a timing diagram showing a CAS signal generator shown in FIG. 7 ;
  • FIG. 14 is a block diagram showing an OCD control logic unit, a pull-up driver and a pull-down driver;
  • FIG. 15A is a schematic circuit diagram showing an initial-high register
  • FIG. 15B is a schematic circuit diagram showing an initial-low register
  • FIG. 16 is a block diagram showing an OCD command decoder shown in FIG. 5 ;
  • FIG. 17 is a timing diagram showing an operation of an OCD command decoder shown in FIG. 16 .
  • FIG. 5 is a block diagram showing a semiconductor memory device in accordance with the present invention.
  • the synchronous semiconductor memory device includes an extended mode register set (EMRS) decoder 700 , a column address strobe (CAS) signal generator 200 , an off chip driver (OCD) control signal input unit 300 , a data input unit 400 , an OCD command decoder 120 , an OCD control logic unit 110 , a memory core block 500 , an output data control unit 510 and a data output driver unit 520 .
  • EMRS extended mode register set
  • CAS column address strobe
  • OCD off chip driver
  • the data input unit 400 latches and aligns plural data inputted through a data input/output pad during a data access operation and the data input unit 400 latches and aligns an OCD control code inputted through the data input/output pad during an OCD calibration control operation.
  • the data output driver 520 outputs plural data transferred from the memory core block 500 to the data input/output pad.
  • the OCD command decoder 120 decodes the OCD control code outputted from the data input unit 400 in order to generate a pull-up increase signal pu_inc, a pull-up decrease signal pu_dec, a pull-down increase signal pd_inc and a pull-down decrease signal pd_dec.
  • the OCD control logic unit 110 controls an impedance of the data output driver 520 based on the pull-up increase signal pu_inc, the pull-up decrease signal pu_dec, the pull-down increase signal pd_inc and the pull-down decrease signal pd_dec outputted from the OCD command decoder 120 .
  • the CAS signal generator 200 generates a first and a second CAS signal casp 6 _rd and casp 6 _wt for transferring aligned data outputted from the data input unit 400 to the memory core block 500 during the data access operation, or generates an OCD operation signal ocdp 6 _adj for controlling the OCD command decoder 120 during the OCD calibration control operation.
  • the output data control unit 510 transfers the data outputted from the memory core block 500 to the data output driver 520 or makes the data output driver 520 output the plural data having one of a logic high level and a logic low level unconditionally during the OCD calibration control operation.
  • the OCD control signal input unit 300 receives an OCD control signal through a 3-bit address pin add ⁇ 7:9> for generating an OCD mode entrance signal ocd_adjp.
  • the CAS signal generator 200 generates the OCD operation signal ocdp 6 _adj based on the OCD mode entrance signal ocd_adjp.
  • the EMRS decoder 700 receives the OCD control signal through the 3-bit address pin add ⁇ 7:9> in order to generate an OCD default control signal ocd_default, a first drive mode signal ocd_drive 1 , a second drive mode signal ocd_drive 0 , an OCD exit signal ocd_exit and an OCD period signal ocd_adj for controlling the output data control unit 510 , the OCD control logic unit 110 and the OCD command decoder 120 .
  • FIG. 6 is a schematic circuit diagram showing the OCD control signal input unit 300 .
  • the OCD control signal input unit 300 includes a plurality of inverters and a NAND gate. If the OCD control signal is inputted having a value of ‘001’ through the 3-bit address pin add ⁇ 7:9>, the OCD mode entrance signal ocd_adjp is activated as a logic high level so that the OCD calibration control operation is performed. On the other hand, the OCD control signal is inputted having another digital value except for ‘001’ through the 3-bit address pin add ⁇ 7:9> during the data access operation.
  • FIG. 7 is a block diagram showing the CAS signal generator 200 shown in FIG. 5 .
  • the CAS signal generator 200 includes a first CAS signal generator 210 , a second CAS signal generator 220 and a third CAS signal generator 230 .
  • the first CAS signal generator 210 is enabled by the OCD mode entrance signal ocd_adjp and generates a first step CAS signal caspwt in response to a clock signal clkp 4 .
  • the second CAS signal generator 220 generates a second step CAS signal casp_wt by delaying the first step CAS signal caspwt for two clock cycles.
  • the third CAS signal generator 230 outputs the second step CAS signal casp_wt as the first CAS signal casp 6 _wt or the OCD operation signal ocdp 6 _adj in response to the OCD period signal ocd_adj.
  • FIG. 8A is a schematic circuit diagram showing the first CAS signal generator 210 shown in FIG. 7 .
  • the first CAS signal generator 210 includes a write control signal input unit 212 for activating an output signal of a first node ND 1 in response to a plurality of write command signals cas 4 b, we 4 b, ras 4 and cs 4 b; an OCD mode entrance signal input unit 211 for activating the output signal of the first node ND 1 during the OCD calibration control operation; and a CAS signal transferring unit 213 for outputting the output signal of the first node ND 1 as the first step CAS signal caspwt to the second CAS signal generator 220 based on the clock signal clkp 4 , an additive latency signal AL ⁇ 0:6> and a CAS latency signal CL ⁇ 0:6> when the output signal of the first node ND 1 is activated.
  • a write control signal input unit 212 for activating an output signal of a first node ND 1 in response to a plurality of write command signals cas 4 b, we 4 b, ras 4 and c
  • the CAS signal transferring unit 213 includes a signal transferring unit 213 _ 1 , a first latch unit 213 _ 2 , a first transferring gate 213 _ 3 , a second latch unit 213 _ 4 , a first flip-flop shifter 213 _ 5 and a second flip-flop shifter 213 _ 6 .
  • the signal transferring unit 213 _ 1 transfers the output signal of the first node ND 1 to a second node ND 2 in response to the clock signal clkp 4 when the output signal of the first node ND 1 is activated.
  • the first latch unit 213 _ 2 latches the signal transferred to the second node ND 2 by the signal transferring unit 213 _ 1 .
  • the first transferring gate 213 _ 3 transfers the signal latched by the first latch unit 213 _ 2 to the second latch unit 213 _ 4 in response to the clock signal clkp 4 . Then, the second latch unit 213 _ 4 latches the signal transferred by the first transferring gate 213 _ 3 .
  • the first flip-flop shifter 213 _ 5 transfers the signal latched by the second latch unit 213 _ 4 to the second flip-flop shifter 213 _ 6 in response to the additive latency signal AL ⁇ 0:6>.
  • the second flip-flop shifter 213 _ 6 outputs the signal received from the first flip-flop shifter 213 _ 5 as the first step CAS signal caspwt in response to the CAS latency signal CL ⁇ 0:6>.
  • the additive latency is a time period between a timing when a read/write command signal is inputted and a timing when the read/write command signal is performed.
  • the CAS latency is a time period between a timing when the read/write command signal is performed and a timing when the data is outputted in response to the read/write command signal.
  • the first CAS signal generator 210 generates the first step CAS signal caspwt so that the CAS signal casp 6 _wt or the OCD operation signal ocdp 6 _adj can be generated based on the first step CAS signal caspwt.
  • the OCD mode entrance signal input unit 211 serves to control the first step CAS signal caspwt.
  • the OCD mode entrance signal input unit 211 sets the first node ND 1 to a logic low level if all of the OCD mode entrance signal ocd_adjp, a pulse signal mregsetp 8 and a decoded bank address aBA ⁇ 1> are a logic high level. Therefore, the first CAS signal generator 210 outputs the first step CAS signal caspwt as a logic high level.
  • the OCD mode entrance signal ocd_adjp is activated if a 3-bit control code having a logic value of ‘001’ is inputted through the 3-bit address pin add ⁇ 7:9>.
  • the pulse signal mregsetp 8 is activated based on a value of the EMRS or a mode register set (MRS).
  • the decoded bank address signal aBA ⁇ 1> is used for distinguishing between the EMRS and the MRS.
  • the MRS has the same structure with the EMRS; however, operations of a semiconductor memory device controlled by the MRS are different from those of the EMRS.
  • FIG. 8B is a schematic circuit diagram showing the second CAS signal generator 220 shown in FIG. 7 .
  • the second CAS signal generator 220 includes a first step CAS signal input unit 221 , a third latch unit 222 , a second transferring gate 223 , a delay unit 224 and a fourth latch unit 225 .
  • the first step CAS signal input unit 221 receives the first step CAS signal caspwt outputted from the first CAS signal generator 200 .
  • the third latch unit 222 latches an output signal of the first step CAS signal input unit 221 and the second transferring gate 223 transfers the latched signal of the third latch unit 222 to the delay unit 224 .
  • the delay unit 224 delays an output signal of the second transferring gate 223 for a predetermined delay time, i.e., for a clock cycle of the clock signal clkp 4 .
  • the fourth latch unit 225 latches an output signal of the delay unit 224 in order to output latched signal as the second step CAS signal casp_wt.
  • FIG. 8C is a schematic circuit diagram showing the third CAS signal generator 230 shown in FIG. 7 .
  • the third CAS signal generator 230 includes a second step CAS signal input unit 231 , a first signal output unit 232 and a second signal output unit 233 .
  • the second step CAS signal input unit 231 receives the second step CAS signal casp_wt.
  • the first signal output unit 232 receives an output signal of the second step CAS signal input unit 231 and the OCD period signal ocd_adj in order to output the output signal of the second step CAS signal input unit 231 as the OCD operation signal ocdp 6 _adj when the OCD period signal ocd_adj is a logic high level.
  • the second signal output unit 233 receives the output signal of the second step CAS signal input unit 231 and the OCD period signal ocd_adj in order to output the output signal of the second step CAS signal input unit 231 as the CAS signal casp 6 _wt when the OCD period signal ocd_adj is in a logic low level.
  • the third CAS signal generator 230 outputs the OCD operation signal ocdp 6 _adj or the CAS signal casp 6 _wt based on the OCD period signal ocd_adj after receiving the second step CAS signal casp_wt.
  • the OCD period signal ocd_adj is activated based on the EMRS, and a logic level of the OCD period signal ocd_adj is not changed until the EMRS is reset. That is, like the CAS latency or a burst length (BL) whose value is not changed if the EMRS is set, the OCD period signal ocd_adj keeps its logic value while the EMRS is set.
  • the OCD period signal ocd_adj is activated during the OCD calibration control operation, and becomes inactivated if the OCD calibration control operation is terminated. That is, the OCD period signal ocd_adj is activated only when the OCD calibration control operation is performed. The OCD period signal ocd_adj is inactivated during the data access operation.
  • the third CAS signal generator 230 activates the OCD operation signal ocdp 6 _adj as a logic high pulse when the OCD period signal ocd_adj is a logic high level, or activates the CAS signal casp 6 _wt when the OCD period signal ocd_adj is a logic low level.
  • FIG. 9 is a block diagram showing a CAS signal generator included in a conventional semiconductor memory device.
  • the CAS signal generator includes a first to a third CAS signal generators. Since the CAS signal generator is conventionally used and well known to those skilled in the art, detailed descriptions for the CAS signal generators are omitted.
  • FIG. 10 is a timing diagram showing an operation of the CAS signal generator shown in FIG. 9 .
  • a 4-bit data is sequentially inputted after a delay time of (AL+CL ⁇ 1) is passed from the inputting timing of the write command signal WT. Then, the 4-bit data is aligned after a delay time of two clock cycles, and the aligned 4-bit data is inputted to a memory core block.
  • the CAS signal casp 6 _wt is used for a reference signal indicating a timing of inputting the aligned 4-bit data to the memory core block.
  • the first step CAS signal caspwt is generated after the delay time of (AL+CL ⁇ 1) is passed from the inputting timing of the write command signal WT. Then, the second step CAS signal casp_wt is generated by delaying the first step CAS signal caspwt for the delay time of two clock cycles. The CAS signal casp 6 _wt is generated by adjusting the second step CAS signal casp_wt.
  • the CAS signal generator 200 in accordance with the present invention has the same timing diagram shown in FIG. 10 . However, the CAS signal generator 200 can further generate the OCD operation signal ocdp 6 _adj for the OCD calibration control operation. This operation is described in FIG. 13 .
  • FIG. 11 is a block diagram showing the data input unit 400 shown in FIG. 5 .
  • the data input unit 400 includes a plurality of align units for aligning inputted data.
  • Each align unit performs the aligning operation in response to a first and a second aligning control signals dsrp 4 and dsfp 4 generated from the data strobe signal DQS.
  • the aligned data is outputted as plural single-bit data algn_dinr 0 , algn_dinr 1 , algn_dinf 0 and algn_dinf 1 .
  • FIG. 12 is a timing diagram showing an operation of the data input unit 400 .
  • the OCD control code is aligned at the same time when the data is aligned in the data input unit 400 . Therefore, the OCD operation signal ocdp 6 _adj is generated at the same time when the CAS signal casp 6 _wt is generated.
  • FIG. 13 is a timing diagram showing the CAS signal generator 200 shown in FIG. 7 .
  • the OCD operation signal ocdp 6 _adj is generated at the timing when the data is aligned in the data input unit 400 .
  • the first CAS signal generator 210 generates the first step CAS signal caspwt after the delay time of (AL+CL ⁇ 1) if the OCD mode entrance signal ocd_adjp is activated.
  • the second CAS signal generator 220 generates the second step CAS signal casp_wt by delaying the first step CAS signal caspwt for the delay time of two clock cycles.
  • the third CAS signal generator 230 output the second step CAS signal casp_wt as the OCD operation signal ocdp 6 _adj in response to the OCD period signal ocd_adj.
  • the delay time of two clock cycles is a required time for aligning the 4-bit data inputted to the data input unit 400 .
  • the OCD command decoder 120 decodes the OCD control code which is aligned by the data input unit 400 . As a result, the OCD command decoder 120 generates the pull-up increase signal pu_inc, the pull-up decrease signal pu_dec, the pull-down increase signal pd_inc and the pull-down decrease signal pd_dec.
  • the OCD control logic unit controls the impedance of the data output driver 520 based on the pull-up increase signal pu_inc, the pull-up decrease signal pu_dec, the pull-down increase signal pd_inc and the pull-down decrease signal pd_dec.
  • FIG. 14 is a block diagram showing the OCD control logic unit 110 , a pull-up driver 521 and a pull-down driver 522 .
  • the pull-up driver 521 and the pull-down driver 522 are included in the data output driver 520 .
  • the OCD control logic unit 110 includes a pull-up OCD control logic unit 112 and a pull-down OCD control logic unit 114 .
  • the pull-up OCD control logic unit 112 includes a first to a fourth initial-high registers R 0 to R 3 and a first to a fourth initial-low registers R 4 to R 7 , each for generating a first to an eighth pull-up driver impedance adjustment signal drv 70 u to drv 140 u in response to the pull-up increase signal pu_inc and the pull-up decrease signal pu_dec respectively.
  • the pull-down OCD control logic unit 114 includes four initial-high registers and four initial-low registers for generating a first to an eighth pull-down driver impedance adjustment signal drv 70 d to drv 140 d in response to the pull-down increase signal pd_inc and the pull-down decrease signal pd_dec.
  • a structure and an operation of the pull-down OCD control logic unit 114 are the same as those of the pull-up OCD control logic unit 112 . Therefore, detailed description of the pull-down OCD control logic unit 114 is omitted.
  • the pull-up OCD control logic unit 112 activates and outputs predetermined pull-up driver impedance adjustment signals among the first to the eighth pull-up driver impedance adjustment signals drv 70 u to drv 140 u, e.g., the first to the fourth pull-up driver impedance adjustment signals drv 70 u to drv 100 u, in response to the OCD default control signal ocd_default.
  • the pull-up OCD control logic unit 112 controls the number of activated pull-up driver impedance adjustment signals among the first to the eighth pull-up driver impedance adjustment signals drv 70 u to drv 140 u in response to the pull-up increase signal pu_inc and the pull-up decrease signal pu_dec.
  • a power-up signal pwrup serves as an enable signal for the first to the fourth initial-high registers R 0 to R 3 and the first to the fourth initial-low register R 4 to R 7 .
  • a first switch SW 1 and a second switch SW 2 selects between an output signal of the first initial-high register R 0 and a power supply voltage VDD, and outputs the selected signal as the first pull-up driver impedance adjustment signal drv 70 u.
  • the first pull-up driver impedance adjustment signal drv 70 u among the first to the eighth pull-up driver impedance adjust signals drv 70 u to drv 140 u should be activated. Therefore, the second switch SW 2 outputs the power voltage VDD to the drv 70 u to thereby always activate the drv 70 u.
  • FIG. 15A is a schematic circuit diagram showing one of the first to the fourth initial-high registers R 0 to R 3 included in the pull-up OCD control logic unit 112 .
  • the third initial-high register R 2 includes a first enable buffer unit 151 , a second enable buffer unit 154 , a first signal input unit 152 , a second signal input unit 153 , a first RS flip-flop unit 155 and a first signal output unit 156 .
  • the first signal input unit 152 receives the OCD default control signal ocd_default, which is in a logic high level, through a default input terminal DF and output the OCD default control signal ocd_default after buffering the OCD default control signal ocd_default.
  • the first signal input unit 152 also performs a logic operation on the pull-up increase signal pu_inc and an output signal of a previous initial-high register, i.e., of the second initial-high register R 1 in this case, then, outputs the result of the logic operation.
  • the second signal input unit 153 performs a logic NOR operation on an inverted signal of the pull-up decrease signal pu_dec and an output signal of a next initial-high register, i.e., of the fourth initial-high register 154 in this case, then, output the result of the logic NOR operation.
  • the first RS flip-flop unit 155 receives output signal of the first and the second signal input units 152 and 153 as its input signals, and the first RS flip-flop unit 155 is enabled by the power-up signal pwrup.
  • the first signal output unit 156 is enabled by the power-up signal pwrup and buffers an outputted signal of the first RS flip-flop unit 155 to thereby output the buffered signal as an output signal of the third initial-high register R 2 , i.e., the third pull-up driver impedance adjustment signal drv 90 u.
  • the first and the second enable buffer units 151 and 154 serve to transfer the power-up signal pwrup to the first RS flip-flop unit 155 and the first signal output unit 156 respectively.
  • FIG. 15B is a schematic circuit diagram showing one of the first to the fourth initial-low registers included in the pull-up OCD control logic unit 112 .
  • the third initial-low register R 6 includes a third signal input unit 161 , a fourth signal input unit 162 , a second RS flip-flop unit 163 , a third enable buffer unit 164 and a second signal output unit 165 .
  • the third signal input unit 161 performs a logic NAND operation on the pull-up increase signal pu_inc and an outputted signal from a previous register, i.e., from the second initial-low register R 5 in this case; and, then, outputs the result of the logic NAND operation.
  • the fourth signal input unit 162 receives the OCD default control signal ocd_default through the default input terminal DF and output the OCD default control signal ocd_default after buffering the OCD default control signal ocd_default.
  • the fourth signal input unit 162 also performs a logic NOR operation on an inverted signal of the pull-up decrease signal pu_dec and an outputted signal of a next register; and, then, outputs the result of the logic NOR operation.
  • the second RS flip-flop unit 163 is enabled by the power signal pwrup and receives outputted signals from the third and the fourth signal input units 161 and 162 .
  • the second signal output unit 165 is enabled by the power-up signal pwrup and buffers an outputted signal of the second RS flip-flop unit 163 to thereby output the buffered signal as an output signal of the third initial-low register 117 , i.e., the seventh pull-up driver impedance adjustment signal drv 130 u.
  • FIG. 16 is a block diagram showing the OCD command decoder 120 shown in FIG. 5 .
  • the OCD command decoder 120 includes an OCD latch unit 125 , a decoder 122 and an OCD encoder 123 .
  • the OCD latch unit 125 latches the aligned OCD control code, i.e., the plural single-bit data algn_dinr 0 , algn_dinr 1 , algn_dinf 0 and algn_dinf 1 .
  • the decoder 122 decodes the OCD control code latched by the OCD latch unit 125 for generating a plurality of OCD control signals, and the decoder 122 activates one of the plurality of OCD control signals.
  • the OCD encoder 123 generates the pull-up increase signal pu_inc, the pull-up decrease signal pu_dec, the pull-down increase signal pd_inc and the pull-down decrease signal pd_dec based on the activated signal of the plurality of OCD control signals.
  • FIG. 17 is a timing diagram showing an operation of the OCD command decoder 120 shown in FIG. 16 .
  • FIGS. 5 to 17 An operation of the semiconductor memory device in accordance with the present invention is described below referring to FIGS. 5 to 17 .
  • the OCD calibration control operation has been introduced by the JEDEC in order to increase an operational speed of a semiconductor memory device.
  • the OCD calibration control operation is performed for adjusting impedance of a data output driver so that the data output driver can have optimum impedance at a current system status.
  • the impedance of the data output driver should be measured first, and, then, the impedance of the data output driver is adjusted so that the data output driver can have optimum impedance at a current system status while the OCD calibration control operation. Therefore, a semiconductor memory device should be provided with an OCD control code input pin, an OCD control code input unit and a control unit for adjusting impedance of the data output driver by decoding the OCD control code.
  • the semiconductor memory device in accordance with the present invention does not include a particular OCD control code input unit. Instead, the semiconductor memory device uses the data input unit 400 as the OCD control code input unit.
  • the semiconductor memory device receives data through the data input unit 400 and transfers the received data to the memory core block 500 during the data access operation.
  • the OCD control code is inputted to the data input unit 400 so that the OCD control code can be decoded for adjusting impedance of the data output driver 520 .
  • the semiconductor memory device generates the OCD operation signal ocdp 6 _adj using the CAS signal generator 200 . Therefore, the CAS signal generator 200 is provided with the OCD mode entrance signal input unit 211 .
  • the data output driver 520 After impedance of the data output driver 520 is adjusted to have optimum impedance, the data output driver 520 outputs the data through a data input/output pin (DQ pad). At this time, since impedance of the data output driver 520 is optimum for a current system status, the data can be outputted stable at a high speed.
  • DQ pad data input/output pin
  • the OCD calibration control operation can be divided into two sequences, i.e., a first sequence for measuring impedance of the data output driver 520 and a second sequence for adjusting the impedance.
  • the EMRS decoder 700 decodes the OCD control signal through the 3-bit address pin add ⁇ 7:9> for indicating that the semiconductor memory device is in a mode for performing the OCD calibration control operation.
  • the EMRS decoder 700 activates the first drive mode signal ocd_drive 1 .
  • An operation of the EMRS decoder 700 according the OCD control signal inputted to the 3-bit address pin add ⁇ 7:9> is shown in FIG. 3B .
  • the pull-up driver 521 If the first drive mode ocd_drive 1 is activated, the pull-up driver 521 outputs the data as a logic high level. At this time, impedance of the pull-up driver 521 is measured by a chipset.
  • the EMRS decoder 700 activates the OCD period signal ocd_adj.
  • a 4-bit control code is sequentially inputted through the DQ pad.
  • the 4-bit control code is aligned by the data input unit 400 .
  • the OCD command decoder 120 decodes the aligned 4-bit control code in order to generate the pull-up increase signal pu_inc, the pull-up decrease signal pu_dec, the pull-down increase signal pd_inc and the pull-down decrease signal pd_dec. Thereafter, the OCD control logic unit 110 generates the first to the eighth pull-up driver impedance adjustment signal drv 70 u to drv 140 u in response to the pull-up increase signal pu_inc and the pull-up decrease signal pu_dec.
  • impedance of the pull-up driver 521 is adjusted based on the first to the eighth pull-up driver impedance adjustment signal drv 70 u to drv 140 u.
  • impedance of the pull-up driver is adjusted by controlling the number of turned-on MOS transistors among the whole MOS transistors included in the pull-up driver 521 .
  • impedance of the pull-up driver 521 is set to the adjusted impedance.
  • the semiconductor memory device in accordance with the present invention decodes the OCD control code without employing additional input/output pins and an OCD control code input unit. Therefore, the semiconductor memory device in accordance with the present invention can perform the OCD calibration control operation minimizing a size of additional circuits for the OCD calibration control operation.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
US11/023,920 2004-05-10 2004-12-27 Semiconductor memory device with ability to adjust impedance of data output driver Abandoned US20050248375A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020040032845A KR100605590B1 (ko) 2004-05-10 2004-05-10 데이터 출력드라이버의 임피던스를 조정할 수 있는 반도체메모리 장치
KR10-2004-0032845 2004-05-10

Publications (1)

Publication Number Publication Date
US20050248375A1 true US20050248375A1 (en) 2005-11-10

Family

ID=35238915

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/023,920 Abandoned US20050248375A1 (en) 2004-05-10 2004-12-27 Semiconductor memory device with ability to adjust impedance of data output driver
US11/026,672 Expired - Lifetime US7292953B2 (en) 2004-05-10 2004-12-30 Semiconductor memory device with ability to adjust impedance of data output driver
US11/871,682 Expired - Lifetime US7801696B2 (en) 2004-05-10 2007-10-12 Semiconductor memory device with ability to adjust impedance of data output driver

Family Applications After (2)

Application Number Title Priority Date Filing Date
US11/026,672 Expired - Lifetime US7292953B2 (en) 2004-05-10 2004-12-30 Semiconductor memory device with ability to adjust impedance of data output driver
US11/871,682 Expired - Lifetime US7801696B2 (en) 2004-05-10 2007-10-12 Semiconductor memory device with ability to adjust impedance of data output driver

Country Status (5)

Country Link
US (3) US20050248375A1 (zh)
JP (1) JP4823514B2 (zh)
KR (1) KR100605590B1 (zh)
CN (1) CN100568386C (zh)
TW (1) TWI277095B (zh)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060220683A1 (en) * 2005-03-31 2006-10-05 Hynix Semiconductor Inc. Semiconductor memory device for internally controlling strength of output driver
US20070002988A1 (en) * 2005-06-30 2007-01-04 Yong-Mi Kim Semiconductor memory device
US20080204071A1 (en) * 2007-02-27 2008-08-28 Samsung Electronics Co., Ltd. On-die termination circuit, method of controlling the same, and ODT synchronous buffer
US8531898B2 (en) 2010-04-02 2013-09-10 Samsung Electronics Co., Ltd. On-die termination circuit, data output buffer and semiconductor memory device
US9025399B1 (en) 2013-12-06 2015-05-05 Intel Corporation Method for training a control signal based on a strobe signal in a memory module
EP4099330A4 (en) * 2021-04-23 2023-06-07 Changxin Memory Technologies, Inc. MEMORY CHIP TESTING PROCEDURE, COMPUTER DEVICE AND MEDIA

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100605590B1 (ko) * 2004-05-10 2006-07-31 주식회사 하이닉스반도체 데이터 출력드라이버의 임피던스를 조정할 수 있는 반도체메모리 장치
KR100567077B1 (ko) * 2005-01-31 2006-04-04 주식회사 하이닉스반도체 내부 회로의 출력신호를 재조절하는 장치를 갖는 메모리장치와 그 출력신호를 재조절하는 방법
DE102005013238B4 (de) * 2005-03-22 2015-07-16 Infineon Technologies Ag Verfahren und Einrichtung zum Übertragen von Justierinformation für Datenschnittstellen-Treiber eines RAM-Bausteins
JP2007036546A (ja) * 2005-07-26 2007-02-08 Nec Electronics Corp インピーダンス調整回路と方法
KR100849065B1 (ko) * 2005-12-15 2008-07-30 주식회사 하이닉스반도체 동기식 메모리 장치의 드라이버 및 오디티 임피던스 조절방법
KR100656470B1 (ko) 2006-02-07 2006-12-11 주식회사 하이닉스반도체 반도체 메모리의 드라이버 제어장치 및 방법
US7467255B2 (en) * 2006-03-30 2008-12-16 Mediatek Inc. Method for calibration of memory devices, and apparatus thereof
JP4267006B2 (ja) 2006-07-24 2009-05-27 エルピーダメモリ株式会社 半導体記憶装置
US20080080266A1 (en) * 2006-09-27 2008-04-03 Khellah Muhammad M Memory driver circuits with embedded level shifters
KR100907012B1 (ko) * 2007-12-27 2009-07-08 주식회사 하이닉스반도체 반도체 장치의 데이터 출력 드라이빙 회로
KR100945813B1 (ko) * 2008-08-08 2010-03-08 주식회사 하이닉스반도체 반도체 집적회로의 저항값 조정 코드 생성 장치 및 방법
CN101877918B (zh) 2009-04-30 2014-11-12 清华大学 移动通信中基站动态分簇的设备和方法
KR101168337B1 (ko) 2010-07-08 2012-07-24 에스케이하이닉스 주식회사 데이터 출력 임피던스를 조절할 수 있는 집적회로 및 데이터 출력 임피던스 조절방법
KR101143487B1 (ko) * 2010-10-29 2012-05-15 에스케이하이닉스 주식회사 반도체 메모리 장치의
KR20120074897A (ko) * 2010-12-28 2012-07-06 에스케이하이닉스 주식회사 모드레지스터세트를 구비하는 반도체 메모리 장치
CN102081965B (zh) * 2011-02-21 2013-04-10 西安华芯半导体有限公司 一种产生dram内部写时钟的电路
CN103077736B (zh) * 2012-12-21 2015-12-09 西安华芯半导体有限公司 一种可兼容ddr2和ddr3的ocd模块
US9531382B1 (en) * 2015-09-01 2016-12-27 Sandisk Technologies Llc Search for impedance calibration
KR102628533B1 (ko) * 2016-08-16 2024-01-25 에스케이하이닉스 주식회사 반도체장치 및 반도체시스템
KR20190056890A (ko) 2017-11-17 2019-05-27 삼성전자주식회사 메모리 장치 및 그것의 동작 방법
KR102674591B1 (ko) * 2019-01-15 2024-06-12 에스케이하이닉스 주식회사 커맨드 생성 방법 및 이를 이용한 반도체장치
CN116844621B (zh) * 2022-03-25 2024-06-07 长鑫存储技术有限公司 一种控制方法、半导体存储器和电子设备

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030223303A1 (en) * 2002-06-03 2003-12-04 International Business Machines Corporation DDR-II driver impedance adjustment control algorithm and interface circuits
US20050057981A1 (en) * 2003-08-25 2005-03-17 Seong-Jong Yoo Semiconductor memory device capable of adjusting impedance of data output driver
US6947334B2 (en) * 2003-12-29 2005-09-20 Hynix Semiconductor, Inc Semiconductor memory device capable of calibrating data setup time and method for driving the same
US20050251356A1 (en) * 2004-05-10 2005-11-10 Hynix Semiconductor, Inc. Semiconductor memory device with ability to adjust impedance of data output driver

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4057084B2 (ja) * 1996-12-26 2008-03-05 株式会社ルネサステクノロジ 半導体記憶装置
JPH1125678A (ja) * 1997-06-27 1999-01-29 Samsung Electron Co Ltd 出力ドライバ及び半導体メモリ装置
JPH11219596A (ja) 1998-02-03 1999-08-10 Nec Corp 半導体装置の電源回路
KR100304705B1 (ko) * 1999-03-03 2001-10-29 윤종용 포스티드 카스 레이턴시 기능을 가지는 동기식 반도체 메모리 장치 및 카스 레이턴시 제어 방법
KR100355229B1 (ko) * 2000-01-28 2002-10-11 삼성전자 주식회사 카스 명령의 동작 지연 기능을 구비한 반도체 메모리 장치및 이에 적용되는 버퍼와 신호전송 회로
KR100374637B1 (ko) * 2000-10-24 2003-03-04 삼성전자주식회사 Ｊｅｄｅｃ 규격의 포스티드 카스 기능을 가지는 동기식반도체 메모리 장치
US6629225B2 (en) * 2001-05-31 2003-09-30 Intel Corporation Method and apparatus for control calibration of multiple memory modules within a memory channel
US6636821B2 (en) * 2001-07-03 2003-10-21 International Business Machines Corporation Output driver impedance calibration circuit
JP2003085974A (ja) * 2001-09-13 2003-03-20 Toshiba Corp 半導体集積回路およびメモリシステム
JP4143287B2 (ja) * 2001-11-08 2008-09-03 エルピーダメモリ株式会社 半導体記憶装置とそのデータ読み出し制御方法
KR100451186B1 (ko) 2001-12-31 2004-10-02 엘지전자 주식회사 이동통신 단말기의 탐색 윈도우 조절 방법
KR100527088B1 (ko) 2001-12-31 2005-11-09 비오이 하이디스 테크놀로지 주식회사 플라스틱 기판을 이용한 액정표시장치
JP2003249077A (ja) * 2002-02-21 2003-09-05 Elpida Memory Inc 半導体記憶装置及びその制御方法
JP2003304150A (ja) * 2002-04-10 2003-10-24 Mitsubishi Electric Corp 半導体記憶装置およびそれを用いたメモリシステム
US7194559B2 (en) * 2002-08-29 2007-03-20 Intel Corporation Slave I/O driver calibration using error-nulling master reference
US6885959B2 (en) * 2002-10-29 2005-04-26 Intel Corporation Circuit and method for calibrating DRAM pullup Ron to pulldown Ron
JP2004199817A (ja) * 2002-12-20 2004-07-15 Renesas Technology Corp 半導体記憶装置
US6832177B2 (en) * 2002-12-27 2004-12-14 Intel Corporation Method of addressing individual memory devices on a memory module
JP2005032291A (ja) * 2003-07-07 2005-02-03 Renesas Technology Corp 半導体記憶装置
KR100543197B1 (ko) 2003-08-25 2006-01-20 주식회사 하이닉스반도체 데이터 출력드라이버
US7948272B2 (en) * 2003-11-27 2011-05-24 Samsung Electronics Co., Ltd. Input buffer for detecting an input signal

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030223303A1 (en) * 2002-06-03 2003-12-04 International Business Machines Corporation DDR-II driver impedance adjustment control algorithm and interface circuits
US20050057981A1 (en) * 2003-08-25 2005-03-17 Seong-Jong Yoo Semiconductor memory device capable of adjusting impedance of data output driver
US6947334B2 (en) * 2003-12-29 2005-09-20 Hynix Semiconductor, Inc Semiconductor memory device capable of calibrating data setup time and method for driving the same
US20050251356A1 (en) * 2004-05-10 2005-11-10 Hynix Semiconductor, Inc. Semiconductor memory device with ability to adjust impedance of data output driver

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7463053B2 (en) 2005-03-31 2008-12-09 Hynix Semiconductor, Inc. Semiconductor memory device for internally controlling strength of output driver
US20060220683A1 (en) * 2005-03-31 2006-10-05 Hynix Semiconductor Inc. Semiconductor memory device for internally controlling strength of output driver
US7355448B2 (en) * 2005-03-31 2008-04-08 Hynix Semiconductor, Inc. Semiconductor memory device for internally controlling strength of output driver
US20080150582A1 (en) * 2005-03-31 2008-06-26 Hynix Semiconductor, Inc. Semiconductor memory device for internally controlling strength of output driver
US7498834B2 (en) * 2005-06-30 2009-03-03 Hynix Semiconductor Inc. Semiconductor memory device
US20070002988A1 (en) * 2005-06-30 2007-01-04 Yong-Mi Kim Semiconductor memory device
US20080204071A1 (en) * 2007-02-27 2008-08-28 Samsung Electronics Co., Ltd. On-die termination circuit, method of controlling the same, and ODT synchronous buffer
US7868648B2 (en) * 2007-02-27 2011-01-11 Samsung Electronics Co., Ltd. On-die termination circuit, method of controlling the same, and ODT synchronous buffer
US8531898B2 (en) 2010-04-02 2013-09-10 Samsung Electronics Co., Ltd. On-die termination circuit, data output buffer and semiconductor memory device
US9025399B1 (en) 2013-12-06 2015-05-05 Intel Corporation Method for training a control signal based on a strobe signal in a memory module
WO2015085250A1 (en) * 2013-12-06 2015-06-11 Intel Corporation Method for training a control signal based on a strobe signal in a memory module
US9627029B2 (en) 2013-12-06 2017-04-18 Intel Corporation Method for training a control signal based on a strobe signal in a memory module
EP4099330A4 (en) * 2021-04-23 2023-06-07 Changxin Memory Technologies, Inc. MEMORY CHIP TESTING PROCEDURE, COMPUTER DEVICE AND MEDIA
US11721411B2 (en) 2021-04-23 2023-08-08 Changxin Memory Technologies, Inc. Method and device for testing memory chip by calculating resistance values

Also Published As

Publication number Publication date
US7801696B2 (en) 2010-09-21
US20050251356A1 (en) 2005-11-10
TW200537492A (en) 2005-11-16
US20080030222A1 (en) 2008-02-07
KR100605590B1 (ko) 2006-07-31
KR20050107964A (ko) 2005-11-16
CN1707693A (zh) 2005-12-14
TWI277095B (en) 2007-03-21
JP4823514B2 (ja) 2011-11-24
JP2005322379A (ja) 2005-11-17
US7292953B2 (en) 2007-11-06
CN100568386C (zh) 2009-12-09

Similar Documents

Publication Publication Date Title
US7801696B2 (en) Semiconductor memory device with ability to adjust impedance of data output driver
US7019556B2 (en) Semiconductor memory device capable of adjusting impedance of data output driver
US7342412B2 (en) Device for controlling on die termination
JP4345204B2 (ja) 半導体記憶装置
US7027336B2 (en) Semiconductor memory device for controlling output timing of data depending on frequency variation
US7327613B2 (en) Input circuit for a memory device
US6483769B2 (en) SDRAM having posted CAS function of JEDEC standard
US20080088338A1 (en) Semiconductor memory device for adjusting impedance of data output driver
KR102697486B1 (ko) 반도체장치
US6198674B1 (en) Data strobe signal generator of semiconductor device using toggled pull-up and pull-down signals
US6977848B2 (en) Data output control circuit
US6407962B1 (en) Memory module having data switcher in high speed memory device
US8050135B2 (en) Semiconductor memory device
US8483005B2 (en) Internal signal generator for use in semiconductor memory device
JP2001189078A (ja) 半導体記憶装置
US7304898B2 (en) Semiconductor memory device
JP5431028B2 (ja) 半導体記憶装置
JP5587562B2 (ja) 半導体記憶装置
KR100924017B1 (ko) 오토 프리차지 회로 및 오토 프리차지 방법
US20060171218A1 (en) Semiconductor memory device having N-bit prefetch type and method of transferring data thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JUNG, HUN-SAM;REEL/FRAME:016142/0041

Effective date: 20041130

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION