[go: up one dir, main page]

TW201911462A - Mounting device and mounting method of electronic component, and manufacturing method of package component - Google Patents

Mounting device and mounting method of electronic component, and manufacturing method of package component Download PDF

Info

Publication number
TW201911462A
TW201911462A TW107125423A TW107125423A TW201911462A TW 201911462 A TW201911462 A TW 201911462A TW 107125423 A TW107125423 A TW 107125423A TW 107125423 A TW107125423 A TW 107125423A TW 201911462 A TW201911462 A TW 201911462A
Authority
TW
Taiwan
Prior art keywords
mounting
stage
support substrate
semiconductor wafer
electronic component
Prior art date
Application number
TW107125423A
Other languages
Chinese (zh)
Other versions
TWI683388B (en
Inventor
橋本正規
布施憲亨
山田泰弘
Original Assignee
日商芝浦機械電子裝置股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商芝浦機械電子裝置股份有限公司 filed Critical 日商芝浦機械電子裝置股份有限公司
Publication of TW201911462A publication Critical patent/TW201911462A/en
Application granted granted Critical
Publication of TWI683388B publication Critical patent/TWI683388B/en

Links

Classifications

    • H10P72/0446
    • H10P72/0438
    • H10P72/0606
    • H10W72/071
    • H10W74/01

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Supply And Installment Of Electrical Components (AREA)
  • Die Bonding (AREA)
  • Wire Bonding (AREA)

Abstract

The present invention provides a mounting device for mounting an electronic component accurately and efficiently on a support substrate on which the marks for position detection are not formed for each mounting region. A mounting device (1) according to an embodiment includes a stage part (20) for moving a stage (21) on which a support substrate (W) having a plurality of mounting areas is mounted, a mounting unit (40) for moving first and second mounting heads (43) having a plurality of mounting tools (43a, 43b), a first recognition unit that recognizes the entire position of the support substrate (W), and a second recognition unit that recognizes the position of the electronic component held by the mounting tools (43a, 43b). The movement of the stage (21) and the first and second mounting heads (43) is based on the position data of the support substrate (W) and the electronic component, and the correction data of the stage and the tools, so as to allocate the mounting area row in the X-direction mounting line. In addition, the electronic component is controlled so as to be shared and mounted by the first and second mounting heads (43) in a plurality of mounting areas.

Description

電子部件的實裝裝置與實裝方法,及封裝部件的製造方法Mounting device and mounting method of electronic component, and manufacturing method of package component

本發明的實施形態係有關於電子部件的實裝裝置與實裝方法、及封裝部件的製造方法。Embodiments of the present invention relate to a mounting device and mounting method for an electronic component, and a method of manufacturing a package member.

從前,已知有如同CSP(Chip Size Package)及BGA(Ball Grid Array)等,利用中介基板(中繼用基板)進行的半導體封裝的製程。此外,也已知有不利用中介基板,不分割成每個半導體晶片而維持晶圓狀態進行封裝化的稱為晶圓級封裝(Wafer Level Package:LWP)的製程。WLP具有不使用中介基板,能夠降低半導體封裝體的薄型化及製造成本的這種優點。Conventionally, a process of semiconductor package using an interposer (relay substrate) such as a CSP (Chip Size Package) and a BGA (Ball Grid Array) has been known. Further, a process called Wafer Level Package (LWP) which does not use an interposer and does not divide into semiconductor wafers and maintains a wafer state and is packaged is also known. The WLP has such an advantage that the thinning of the semiconductor package and the manufacturing cost can be reduced without using an interposer substrate.

在WLP中,為了不使半導體晶片的形成電極墊片的面上的區域突出,已知有在半導體晶片上形成包含半導體封裝的I/O端子的再配線層的,扇入・晶圓級封裝(fan in-WLP:FI-WLP)。又,在近年,也提案有使半導體晶片的區域突出,形成包含半導體封裝的I/O端子的再配線層的扇出・晶圓級封裝(fan out-WLP:FO-WLP)。FO-WLP因為也能夠適用於在1個封裝內搭載RAM、快閃記憶體、CPU等半導體晶片或二極體、電容等複數種類的電子部件的多重晶片封裝(Multi Chip Package:MCP)而受到注目。In the WLP, a fan-in/wafer-level package is known in which a rewiring layer including an I/O terminal of a semiconductor package is formed on a semiconductor wafer so as not to protrude a region on the surface on which the electrode pad is formed. (fan in-WLP: FI-WLP). In addition, in recent years, a fan-out wafer-level package (fan out-WLP: FO-WLP) has been proposed in which a semiconductor wafer region is protruded to form a rewiring layer including an I/O terminal of a semiconductor package. The FO-WLP can also be applied to a multi-chip package (MCP) in which a semiconductor chip such as a RAM, a flash memory, or a CPU, or a plurality of types of electronic components such as a diode or a capacitor are mounted in one package. Attention.

在這裡,MCP為如同上述,在1個封裝內搭載複數種類的電子部件者。在這種MCP中,因為搭載於相同封裝的電子部件各自的實裝位置的偏差,會對該封裝的電特性相互造成影響,故在各電子部件的實裝要求高位置精度。在利用前述中介基板進行的半導體封裝的製程中,因為在中介基板上的各實裝區域設置位置辨識用的對準標記,藉由適用在每個實裝區域辨識對準標記並將電子部件在實裝區域定位而實裝的方式(以下,稱為區域辨識方式),實現高位置精度的實裝。Here, the MCP is a person who mounts a plurality of types of electronic components in one package as described above. In such an MCP, since variations in the mounting positions of the electronic components mounted on the same package affect the electrical characteristics of the package, the mounting of the electronic components requires high positional accuracy. In the process of the semiconductor package using the interposer substrate, since the alignment marks for position identification are provided on the respective mounting regions on the interposer substrate, the alignment marks are recognized in each of the mounting regions and the electronic components are A method of mounting and mounting the area (hereinafter referred to as an area identification method) to achieve high positional accuracy.

在FO-WLP的製程中,首先在支持基板上將複數半導體晶片以間隔的狀態實裝成行列狀,之後藉由將半導體晶片間的間隙以樹脂密封並將複數半導體晶片一體化,形成如同由半導體製程形成的晶圓的方式成形的擬似晶圓。在該擬似晶圓上,形成用以設置I/O端子的再配線層。將複數半導體晶片進行樹脂密封並一體化後,將支持基板剝離除去。但是,欲以FO-WLP製造MCP時,因為在支持基板上,於實裝半導體晶片的每個實裝區域不存在能夠用於位置辨識的那種能影像辨識的圖案,適用對中介基板進行的那種區域辨識方式並不實用。In the process of the FO-WLP, a plurality of semiconductor wafers are first mounted in a matrix on a support substrate, and then the gap between the semiconductor wafers is sealed with a resin and the plurality of semiconductor wafers are integrated, as formed by A wafer formed by a semiconductor process formed by a wafer. On the pseudo wafer, a rewiring layer for setting the I/O terminals is formed. After the plurality of semiconductor wafers are resin-sealed and integrated, the support substrate is peeled off and removed. However, when the MCP is to be fabricated by the FO-WLP, since there is no image recognition pattern that can be used for position recognition in each mounting region of the mounted semiconductor wafer on the supporting substrate, it is suitable for the interposer substrate. That way of identifying areas is not practical.

不進行區域辨識時,適用藉由辨識表示支持基板的外形位置或基板全體的位置的對準標記來辨識支持基板的全體位置,依賴該支持基板的全體位置而在支持基板上的各實裝區域實裝半導體晶片的方式(以下,稱為全域辨識方式)。又,在MCP的半導體晶片的實裝位置的偏差,例如考慮到具有標準電極墊片的徑(20μm)與形成間距(35μm)的半導體晶片時,在半導體晶片的端子與由再配線層形成的端子間的接觸面積的確保及迴避鄰接的端子間的接觸的前提下,希望能抑制成±7μm以下。When the area recognition is not performed, it is possible to identify the entire position of the support substrate by identifying the alignment mark indicating the outer shape position of the support substrate or the position of the entire substrate, and the mounting area on the support substrate depending on the entire position of the support substrate. A method of mounting a semiconductor wafer (hereinafter referred to as a global identification method). Further, when the semiconductor wafer having the standard electrode pad has a diameter (20 μm) and a semiconductor wafer having a pitch (35 μm) in consideration of variations in the mounting position of the semiconductor wafer of the MCP, the terminal of the semiconductor wafer and the rewiring layer are formed. It is desirable to suppress the contact area between the terminals and the contact between the adjacent terminals, and it is desirable to suppress the contact area to ±7 μm or less.

不過,將在中介基板等的每個實裝區域於具有對準標記的基板實裝半導體晶片所需的實裝裝置,施予全域辨識方式的設定,在FO-WLP的製程中使用時,實裝精度會產生超過±7μm的實裝誤差,未在每個實裝區域設置對準標記的支持基板無法高精度地實裝半導體晶片。因此,在適用全域辨識方式的FO-WLP的製程中,能以±7μm以下的位置精度實裝半導體晶片的實裝裝置並不存在。However, in the mounting device required for mounting the semiconductor wafer on each of the mounting regions of the interposer or the like on the substrate having the alignment mark, the setting of the global identification method is applied, and when used in the process of the FO-WLP, The mounting accuracy produces a mounting error of more than ±7 μm, and the supporting substrate which is not provided with the alignment mark in each mounting area cannot mount the semiconductor wafer with high precision. Therefore, in the process of the FO-WLP to which the global identification method is applied, the mounting device capable of mounting the semiconductor wafer with a positional accuracy of ±7 μm or less does not exist.

若僅使實裝精度提升的話,考慮到在用於FO-WLP的製程的支持基板,預先設置對準標記使其對應各實裝區域,並適用區域辨識方式。不過,FO-WLP的支持基板為在形成擬似晶圓後從擬似晶圓剝離除去者,無法作為製品使用。為了這種支持基板設置形成標記的設備及工程,不只會帶來設備費用、設備的設置空間、工程數等的增加,在實裝工程中也需要在每次實裝半導體晶片時進行辨識區域標記的動作,1個半導體晶片的實裝工程時間也增加。在該點來看,區域辨識方式的適用使半導體封裝的製造成本增加,損及WLP的優點。If only the mounting accuracy is improved, it is considered that in the support substrate for the FO-WLP process, an alignment mark is provided in advance to correspond to each mounting area, and the area identification method is applied. However, the support substrate of the FO-WLP is removed from the pseudo wafer after forming the pseudo wafer, and cannot be used as a product. In order to provide a device and a project for forming a mark on the supporting substrate, not only the equipment cost, the installation space of the device, the number of engineering, and the like are increased, but in the mounting process, the identification area mark is required every time the semiconductor wafer is mounted. The operation time of one semiconductor wafer is also increased. From this point of view, the application of the area identification method increases the manufacturing cost of the semiconductor package and impairs the advantages of the WLP.

又,為了對應半導體晶片的實裝誤差,提案有考慮半導體晶片的實裝誤差而進行再配線層的形成的技術。該技術為在擬似晶圓曝光再配線層的電路圖案時,在曝光前預先個別測定擬似晶圓上的各半導體晶片的實裝誤差(從理想位置的位置偏差),將曝光用的雷射光在每個半導體晶片掃描時,將包含於描繪資料的各電路圖案的位置資訊基於曝光對象的半導體晶片的實裝誤差進行補正者。該技術也可適用於在1個半導體封裝組入1個半導體晶片的單晶片封裝。但是,MCP的情形,因為電路圖案的描繪資料以封裝單位作成,產生相同封裝內的半導體晶片間的相對位置偏差時,僅補正描繪的電路圖案的位置資訊並無法對應。Further, in order to cope with the mounting error of the semiconductor wafer, a technique of forming a rewiring layer in consideration of a mounting error of the semiconductor wafer has been proposed. The technique is to separately measure the mounting error (position deviation from the ideal position) of each semiconductor wafer on the pseudo wafer before the exposure, in the case of the circuit pattern of the rewiring layer of the wafer, and to expose the laser light for exposure. When scanning each semiconductor wafer, the position information of each circuit pattern included in the drawing material is corrected based on the mounting error of the semiconductor wafer to be exposed. This technique is also applicable to a single-chip package in which one semiconductor wafer is incorporated in one semiconductor package. However, in the case of the MCP, when the drawing data of the circuit pattern is created in a package unit and the relative positional deviation between the semiconductor wafers in the same package occurs, the positional information of the circuit pattern to be traced is not matched.

再來,用於FO-WLP的製程的實裝裝置,要求縮短半導體晶片的實裝時間。亦即,疑似晶圓上的再配線層的形成工程,通常對1枚疑似晶圓總括進行,相對於此,對支持基板的半導體晶片的實裝工程,在每1個半導體晶片分別實施。考慮到該等處理時間,因為相較於再配線層的形成工程,半導體晶片的實裝工程需要時間,要求縮短半導體晶片的實裝時間。若僅縮短實裝時間的話,考慮適用具有複數實裝頭的實裝裝置。不過,僅單適用複數實裝頭的話,因為在每個實裝頭產生的移動誤差的影響,會使得半導體晶片的實裝精度更加降低。因此,在用於FO-WLP的製程的實裝裝置,要求使半導體晶片等的電子部件的實裝精度的提升及實裝時間的縮短。Further, the mounting apparatus for the process of the FO-WLP requires shortening the mounting time of the semiconductor wafer. In other words, the formation of the rewiring layer on the suspected wafer is generally performed on one suspected wafer. On the other hand, the mounting process of the semiconductor wafer supporting the substrate is performed for each semiconductor wafer. In view of such processing time, since the mounting process of the semiconductor wafer requires time compared to the formation process of the rewiring layer, it is required to shorten the mounting time of the semiconductor wafer. If only the mounting time is shortened, it is considered to apply a mounting device having a plurality of mounting heads. However, the application of the plurality of mounting heads alone, because of the influence of the movement error generated in each of the mounting heads, makes the mounting accuracy of the semiconductor wafer even lower. Therefore, in the mounting apparatus for the process of the FO-WLP, it is required to improve the mounting accuracy of the electronic component such as the semiconductor wafer and the shortening of the mounting time.

此外,FO-WLP的製程,為在稱為「晶圓級」的晶圓基底,也就是在支持基板使用晶圓的製程。相對於此,最近,提案有將用於印刷基板(Printed Circuit Board)的製程的玻璃・環氧(FR-4)基板等有機基板及用於液晶顯示面板的製造的玻璃基板作為支持基板使用的稱為扇出・面板及封裝(FO-PLP)的基板基底的製程。In addition, the FO-WLP process is a wafer substrate called "wafer level", that is, a process for using a wafer on a support substrate. In contrast, recently, an organic substrate such as a glass/epoxy (FR-4) substrate used for a process of a printed circuit board and a glass substrate for manufacturing a liquid crystal display panel have been proposed as a support substrate. A process called a fan-out, panel, and package (FO-PLP) substrate substrate.

在FO-WLP的製程中,如同稱為晶圓級,在支持基板使用矽晶圓。這是因為在再配線層的形成製程,能夠流用矽晶圓的配線層的形成製程所用的設備。同樣地,在印刷基板的製程及液晶顯示面板的製程也一樣使用配線層的形成製程。因此,用於印刷基板的製程及液晶顯示面板的製程的設備,能夠流用於FO-PLP的製程。In the FO-WLP process, as called wafer level, germanium wafers are used on the support substrate. This is because the apparatus for forming the wiring layer of the tantalum wafer can be used in the formation process of the rewiring layer. Similarly, the wiring layer forming process is also used in the process of the printed substrate and the process of the liquid crystal display panel. Therefore, the apparatus for the process of printing a substrate and the process of the liquid crystal display panel can be used for the process of the FO-PLP.

在支持基板使用有機基板及玻璃基板時,與使用矽晶圓的情形相比具有能刪減成本的優點。又,具有能使支持基板的大小比矽晶圓還大的優點。因為支持基板越大,一次能生產的MCP等半導體封裝之數就能增大,能夠使生產性提升。因此,預測用於這種FO-PLP的製程適用的電子部件的實裝裝置的要求會產生。When the organic substrate and the glass substrate are used for the support substrate, there is an advantage that the cost can be reduced as compared with the case of using the germanium wafer. Moreover, there is an advantage that the size of the support substrate can be made larger than that of the germanium wafer. Since the larger the supporting substrate, the number of semiconductor packages such as MCP that can be produced at one time can be increased, and productivity can be improved. Therefore, the requirements for the mounting device for predicting the electronic components to be used for the process of such FO-PLP are generated.

其中,在印刷基板的製程中,現狀,成為基材的覆銅層積板的尺寸為1020×1020mm或1020×1220mm。將一邊超過1000mm的基板作為支持基板時,因為推測損及處理的便利性,故在FO-PLP的製程中,預測到將覆銅層積板以4分割的程度作為支持基板使用。另一方面,在液晶顯示面板的製程中,難以將使用5代以上(約1000×1200mm以上),特別是現在主要生產所使用的7代以上(約1900×2200mm以上)的玻璃基板(所謂的母玻璃)的製造設備,故推測要流用因液晶顯示面板的大型化而不使用的3代到4代(約550×650mm~680×880mm)的製造設備。因此,在FO-PLP的製程中,對應電子部件的實裝裝置要求的支持基板的大小,與從前的FO-WLP的製程中的支持基板的大小300×300mm相比,預測面積成為約4倍左右的600×600mm左右的大小Among them, in the process of printing a substrate, the size of the copper-clad laminate which becomes a substrate is 1020×1020 mm or 1020×1220 mm. When a substrate having a length of more than 1000 mm is used as a support substrate, it is presumed that the handling of the damage is impaired. Therefore, in the process of the FO-PLP, it is predicted that the copper clad laminate is used as a support substrate by four divisions. On the other hand, in the process of the liquid crystal display panel, it is difficult to use a glass substrate of 5 generations or more (about 1000 × 1200 mm or more), in particular, 7 generations or more (about 1900 × 2200 mm or more) which is mainly used nowadays (so-called In the manufacturing equipment of the mother glass, it is estimated that a manufacturing facility of 3rd to 4th generation (about 550 x 650 mm to 680 x 880 mm) which is not used due to the enlargement of the liquid crystal display panel is used. Therefore, in the process of the FO-PLP, the size of the support substrate required for the mounting device of the electronic component is about 4 times larger than the size of the support substrate in the previous FO-WLP process of 300×300 mm. The size of around 600×600mm

在具有上述600×600mm的大小的支持基板實裝半導體晶片時,載置支持基板的載台變大,因此使實裝頭的移動距離增大。因此,半導體晶片的搬送所需要的時間變長,預想到半導體晶片的實裝效率會降低。又,MCP的情形,亦即實裝品種不同的複數半導體晶片等的情形,因為根據半導體晶片的大小及用於半導體晶片的實裝的黏接劑的種類等,實裝所需要的時間(加壓時間或加壓・加熱時間)有所不同,在實裝時間長的半導體晶片實裝效率被影響。因此,因為實裝所需要的時間長的半導體晶片而作為封裝全體的實裝效率降低。因此,在用於FO-PLP的製程的實裝裝置中,推測要求在達到半導體晶片等的電子部件的實裝精度的提升的同時,也要求對應支持基板的大型化而更加縮短實裝時間。 [先前技術文獻] [專利文獻]When the semiconductor wafer is mounted on the support substrate having the size of 600 × 600 mm described above, the stage on which the support substrate is placed becomes large, so that the moving distance of the mounting head is increased. Therefore, the time required for the transfer of the semiconductor wafer becomes long, and it is expected that the mounting efficiency of the semiconductor wafer will be lowered. Further, in the case of the MCP, that is, a case where a plurality of semiconductor wafers having different types of semiconductors are mounted, the time required for mounting depends on the size of the semiconductor wafer and the type of the adhesive used for mounting the semiconductor wafer. The pressing time, the pressurization time, and the heating time are different, and the mounting efficiency of the semiconductor wafer having a long mounting time is affected. Therefore, the mounting efficiency of the entire package as a semiconductor wafer which is required for the mounting time is lowered. Therefore, in the mounting apparatus for the process of the FO-PLP, it is estimated that the mounting accuracy of the electronic component such as the semiconductor wafer is required to be improved, and the mounting time is required to be increased in accordance with the increase in the size of the supporting substrate. [Prior Technical Literature] [Patent Literature]

[專利文獻1] 特開2008-041976號公報   [專利文獻2] 特開2009-259917號公報   [專利文獻3] 國際公開第2007/072714號   [專利文獻4] 特開2013-058520號公報[Patent Document 1] Japanese Laid-Open Patent Publication No. Hei. No. 2007-259917 (Patent Document 3).

[發明所欲解決的問題][Problems to be solved by the invention]

本發明所欲解決的問題為,提供一種電子部件的實裝裝置及實裝方法、及適用該種實裝方法的封裝部件的製造方法,對於未在每個實裝區域形成位置檢出用的標記等的圖案的支持基板,特別是預想成大型化的支持基板,也能在各實裝區域將半導體晶片等電子部件以高精度、且高效率地實裝。 [解決問題的手段]The problem to be solved by the present invention is to provide an electronic device mounting device and a mounting method, and a method of manufacturing a package member to which the mounting method is applied, for which position detection is not performed in each mounting region. The support substrate of the pattern such as the mark, in particular, the support substrate which is expected to be enlarged, can also be mounted with high precision and high efficiency in electronic components such as semiconductor wafers in the respective mounting regions. [Means for solving problems]

實施形態的電子部件的實裝裝置,為一種在支持基板實裝電子部件的電子部件的實裝裝置,具備:載台部,其具備:載置具有實裝前述電子部件的複數實裝區域的前述支持基板的載台、及在與沿著水平方向的一方向的X方向垂直的Y方向使前述載台移動的載台移動機構;實裝部,其具備:沿著前述X方向配置且分別具有保持前述電子部件的複數實裝工具的第1及第2實裝頭、及藉由前述複數實裝工具使保持前述電子部件的前述第1及第2實裝頭在沿著前述X方向設定的實裝線上移動的實裝頭移動機構;第1辨識部,其辨識載置於前述載台上的前述支持基板的全體位置;第2辨識部,其辨識保持於前述第1及第2實裝頭的前述複數實裝工具的前述電子部件的位置;記憶部,其記憶有:補正前述載台移動機構造成的前述載台的移動位置誤差的載台補正資料、及補正前述實裝頭移動機構造成的前述實裝線上的前述第1及第2實裝頭的在每個前述複數實裝工具的移動位置誤差的工具補正資料;控制部,其基於由前述第1辨識部辨識到的前述支持基板的位置資料、記憶於前述記憶部的前述載台補正資料、由前述第2辨識部辨識到的保持於前述複數實裝工具的前述電子部件的位置資料、及記憶於前述記憶部的前述工具補正資料,以將前述支持基板中的沿著前述X方向的前述實裝區域之列在前述實裝線上依序配置,同時將配置於前述實裝線的複數前述實裝區域的前述電子部件以前述第1及第2實裝頭分擔實裝的方式,控制前述載台移動機構及前述實裝頭移動機構的動作。The mounting device for an electronic component according to the embodiment is an electronic device mounting device that mounts an electronic component on a support substrate, and includes a stage portion that mounts a plurality of mounting regions having the electronic component mounted thereon a stage for supporting the substrate, and a stage moving mechanism that moves the stage in a Y direction perpendicular to the X direction in one direction in the horizontal direction; and a mounting portion that is disposed along the X direction and respectively a first and a second mounting head having a plurality of mounting tools for holding the electronic component, and the first and second mounting heads for holding the electronic component by the plurality of mounting tools are set along the X direction a mounting head moving mechanism that moves on the mounting line; the first identifying unit identifies the entire position of the support substrate placed on the stage; and the second identifying unit identifies and holds the first and second sides a position of the electronic component of the plurality of mounting tools of the head; the memory unit storing the stage correction data for correcting a movement position error of the stage caused by the stage moving mechanism, and correcting the foregoing a tool correction data of an error in a positional position of each of the plurality of mounting tools of the first and second mounting heads on the mounting line caused by the head movement mechanism; and a control unit that is identified by the first identification unit The position data of the support substrate, the table correction data stored in the memory unit, the position data of the electronic component held by the plurality of mounting tools recognized by the second identification unit, and the memory stored in the memory The tool correction data of the part is arranged such that the rows of the mounting regions along the X direction in the support substrate are sequentially arranged on the mounting line, and are disposed in the plurality of mounting regions of the mounting wires. The electronic component controls the operation of the stage moving mechanism and the mounting head moving mechanism so that the first and second mounting heads are shared.

實施形態的電子部件的實裝方法,為一種在支持基板實裝電子部件的電子部件的實裝方法,具備:取得載置具有實裝前述電子部件的複數實裝區域的支持基板的載台的移動位置誤差,將補正前述移動位置誤差的載台補正資料記憶至記憶部的工程;將分別設於沿水平方向的一方向的X方向配置的第1及第2實裝頭,且保持前述電子部件的複數實裝工具的移動位置誤差,在沿著前述X方向設定的實裝線上取得,將補正前述移動位置誤差的工具補正資料記憶至前述記憶部的工程;在前述載台上載置前述支持基板,同時辨識載置於前述載台上的前述支持基板的全體位置的工程;基於由前述支持基板的位置辨識工程得到的前述支持基板的位置資料及前述載台補正資料來補正前述載台的移動,同時以使前述複數實裝區域中沿著前述X方向的前述實裝區域的列依順位於前述實裝線的方式,使前述載台移動的工程;以前述第1及第2實裝頭的前述複數實裝工具交互收授前述電子部件,辨識保持於前述複數實裝工具的前述電子部件的位置,同時基於辨識到的前述電子部件的位置資料及前述工具補正資料來補正前述第1及第2實裝頭的前述複數實裝工具的移動,並使前述第1及第2實裝頭在前述實裝線上移動,藉由前述第1及第2實裝頭的前述複數實裝工具使前述電子部件,在位於前述實裝線的前述實裝區域以前述第1及第2實裝頭分擔實裝的工程。The method of mounting an electronic component according to the embodiment is a method of mounting an electronic component in which an electronic component is mounted on a support substrate, and includes: a carrier for mounting a support substrate having a plurality of mounting regions on which the electronic component is mounted; Moving the position error, storing the stage correction data for correcting the movement position error in the memory unit; and setting the first and second mounting heads arranged in the X direction in one direction in the horizontal direction, and holding the electrons The movement position error of the plurality of component mounting tools is obtained on the mounting line set along the X direction, and the tool correction data for correcting the movement position error is memorized to the memory unit; the support is placed on the stage a substrate for simultaneously identifying the entire position of the support substrate placed on the stage; and correcting the stage by the position data of the support substrate obtained by the position recognition project of the support substrate and the stage correction data Moving while aligning the columns of the aforementioned mounting regions along the X direction in the plurality of mounting regions a method of moving the stage to move the stage; the electronic component is interactively received by the plurality of mounting tools of the first and second mounting heads, and the electronic component held by the plurality of mounting tools is identified And correcting the movement of the plurality of mounting tools of the first and second mounting heads based on the identified position data of the electronic component and the tool correction data, and the first and second mounting heads Moving on the mounting line, the electronic component is placed on the mounting area of the mounting line by the first and second mounting heads by the plurality of mounting tools of the first and second mounting heads Share the work of the installation.

實施形態的封裝部件的製造方法,具備:在支持基板的複數實裝區域分別實裝電子部件的工程、藉由將實裝於前述複數實裝區域的前述電子部件總括地密封形成疑似晶圓或擬似面板的工程、及藉由在前述疑似晶圓或擬似面板的前述電子部件上形成再配線層來製造封裝部件的工程。在實施形態的封裝部件的製造方法中,前述電子部件的實裝工程,具備:取得載置前述支持基板的載台的移動位置誤差,將補正前述移動位置誤差的載台補正資料記憶至記憶部的工程;將分別設於沿水平方向的一方向的X方向配置的第1及第2實裝頭,且保持前述電子部件的複數實裝工具的移動位置誤差,在沿著前述X方向設定的實裝線上取得,將補正前述移動位置誤差的工具補正資料記憶至前述記憶部的工程;在前述載台上載置前述支持基板,同時辨識載置於前述載台上的前述支持基板的全體位置的工程;基於由前述支持基板的位置辨識工程得到的前述支持基板的位置資料及前述載台補正資料來補正前述載台的移動,同時以使前述複數實裝區域中沿著前述X方向的前述實裝區域的列依順位於前述實裝線的方式,使前述載台移動的工程;以前述第1及第2實裝頭的前述複數實裝工具交互收授前述電子部件,辨識保持於前述複數實裝工具的前述電子部件的位置,同時基於辨識到的前述電子部件的位置資料及前述工具補正資料來補正前述第1及第2實裝頭的前述複數實裝工具的移動,並使前述第1及第2實裝頭在前述實裝線上移動,藉由前述第1及第2實裝頭的前述複數實裝工具使前述電子部件,在位於前述實裝線的前述實裝區域以前述第1及第2實裝頭分擔實裝的工程。In the method of manufacturing a package member according to the embodiment, the electronic component is mounted on a plurality of mounting regions of the support substrate, and the electronic component mounted on the plurality of mounting regions is collectively sealed to form a suspect wafer or The engineering of a panel, and the engineering of manufacturing a package component by forming a rewiring layer on the aforementioned electronic component of the suspect wafer or the pseudo panel. In the method of manufacturing a package member according to the embodiment, the mounting process of the electronic component includes: acquiring a movement position error of the stage on which the support substrate is placed, and memorizing the stage correction data for correcting the movement position error to the memory unit The first and second mounting heads respectively disposed in the X direction in one direction in the horizontal direction, and the movement position error of the plurality of mounting tools of the electronic component is maintained, and is set along the X direction. Acquiring on the mounting line, storing the tool correction data for correcting the movement position error in the memory unit; placing the support substrate on the stage and identifying the entire position of the support substrate placed on the stage And correcting the movement of the stage based on the position data of the support substrate obtained by the position recognition project of the support substrate and the stage correction data, and at the same time, the actual direction along the X direction in the plurality of mounting areas The column of the loading area is located in the manner of the above-mentioned mounting line, and the above-mentioned stage is moved; The plurality of mounting tools of the loading head exchange the electronic component, identify the position of the electronic component held by the plurality of mounting tools, and correct the foregoing based on the identified position data of the electronic component and the tool correction data. 1 and movement of the plurality of mounting tools of the second mounting head, and moving the first and second mounting heads on the mounting line, and the plurality of mountings of the first and second mounting heads The tool causes the electronic component to share the mounting work in the mounting area of the mounting line by the first and second mounting heads.

以下,參照圖式說明有關實施形態的電子部件的實裝裝置及實裝方法。圖式為示意圖,厚度與平面尺寸間的關係、各部的厚度的比例等有與現實不同的情形。說明中的表示上下方向的用語,若沒有特別明記時表示將後述的支持基板的電子部件的實裝面作為上時的相對方向,表示左右的方向的用語,若沒有特別明記時表示將圖2的正視圖作為基準的方向。Hereinafter, a mounting device and a mounting method of an electronic component according to an embodiment will be described with reference to the drawings. The drawing is a schematic diagram, and the relationship between the thickness and the plane size, the ratio of the thickness of each part, and the like are different from the reality. In the description, the term "upward and downward direction" is used to indicate the relative direction when the mounting surface of the electronic component of the support substrate described later is the upper direction, and the term "left and right direction" is used. The front view is the direction of the datum.

[實裝裝置的構成]   圖1為表示實施形態的電子部件的實裝裝置的構成的平面圖,圖2為圖1所示的實裝裝置的正視圖,圖3為圖1所示的實裝裝置的右側面圖,圖4為表示圖1所示的實裝裝置的構成的區塊圖。圖1至圖3中,以圖1為基準,將實裝裝置1中的左右方向設為X方向、前後方向設為Y方向、上下方向設為Z方向。該等圖所示的實裝裝置1具備:供應半導體晶片t等電子部件的部件供應部10、載置支持基板W的載台21的載台部20、從部件供應部10取出半導體晶片t的移載部30、接收移載部30取出的半導體晶片t並實裝至載置於載台21的支持基板W的實裝部40、控制各部10、20、30、40的動作的控制部50。[FIG. 1] FIG. 1 is a plan view showing a configuration of an electronic component mounting device according to an embodiment, FIG. 2 is a front view of the mounting device shown in FIG. 1, and FIG. 3 is a mounting device shown in FIG. The right side view of the apparatus, and Fig. 4 is a block diagram showing the configuration of the mounting apparatus shown in Fig. 1. In FIGS. 1 to 3, the left-right direction of the mounting device 1 is defined as the X direction, the front-rear direction is the Y direction, and the vertical direction is the Z direction. The mounting device 1 shown in the drawings includes a component supply unit 10 that supplies electronic components such as a semiconductor wafer t, a stage unit 20 on which the stage 21 of the support substrate W is placed, and a semiconductor wafer t that is taken out from the component supply unit 10. The transfer unit 30 and the semiconductor wafer t taken out by the transfer unit 30 are mounted on the mounting unit 40 of the support substrate W placed on the stage 21, and the control unit 50 that controls the operations of the respective units 10, 20, 30, and 40. .

(部件供應部10)   部件供應部10配置於實裝裝置1的基底部1a上的正前側中央。部件供應部10供應作為實裝於支持基板W的電子部件的半導體晶片t。部件供應部10具備:保持貼附被個片化成每個半導體晶片t的半導體晶圓T的樹脂片S的晶圓環11、將晶圓環11裝卸自如地保持,藉由未圖示的XY移動機構在XY方向上可移動的晶圓環支架12、藉由移載部30將半導體晶片t取出時,將取出的半導體晶片t從晶圓環11的下側頂起的未圖示的頂起機構。頂起機構固定設置於移載部30進行的半導體晶片t的取出位置。作為頂起機構,能夠使用具有公知構成的機構,例如特開2010-056466號公報記載的機構。(Component Supply Unit 10) The component supply unit 10 is disposed at the center of the front side of the base portion 1a of the mounting device 1. The component supply unit 10 supplies a semiconductor wafer t as an electronic component mounted on the support substrate W. The component supply unit 10 includes a wafer ring 11 that holds a resin sheet S that is singulated into a semiconductor wafer T of each semiconductor wafer t, and detachably holds the wafer ring 11 by XY (not shown). When the wafer ring holder 12 that is movable in the XY direction by the moving mechanism and the semiconductor wafer t are taken out by the transfer unit 30, the semiconductor wafer t to be taken out is lifted from the lower side of the wafer ring 11 and not shown. Starting the institution. The jacking mechanism is fixedly disposed at a take-out position of the semiconductor wafer t by the transfer unit 30. As the jacking mechanism, a mechanism having a known configuration can be used, and for example, a mechanism described in Japanese Laid-Open Patent Publication No. 2010-056466.

部件供應部10又具備未圖示的晶圓環11的交換裝置。交換裝置具備:設於基底部1a的前面的收納部(在上下方向具備複數收容晶圓環11的構部者,也稱為匣。)、導引在晶圓環支架12與收納部之間搬送的晶圓環11的導引部。交換裝置,將未使用的晶圓環11供應至晶圓環支架12上,將半導體晶片t的取出結束後的晶圓環11收納至收納部,將新的晶圓環11供應至晶圓環支架12。此外,在該晶圓環11的供應及收納,使用後述的移載部30具備的晶圓環保持裝置32。The component supply unit 10 further includes an exchange device of the wafer ring 11 (not shown). The exchange device includes a accommodating portion provided on the front surface of the base portion 1a (having a plurality of members accommodating the wafer ring 11 in the vertical direction, also referred to as 匣), and is guided between the wafer ring holder 12 and the accommodating portion. The guiding portion of the wafer ring 11 to be conveyed. The switching device supplies the unused wafer ring 11 to the wafer ring holder 12, stores the wafer ring 11 after the semiconductor wafer t is taken out to the storage portion, and supplies the new wafer ring 11 to the wafer ring. Bracket 12. Further, in the supply and storage of the wafer ring 11, a wafer ring holding device 32 provided in the transfer unit 30 to be described later is used.

實裝於支持基板W的電子部件,不限於1種類的半導體晶片t,是複數種類的半導體晶片、還有半導體晶片與二極體及電容等也可以。實施形態的實裝裝置1,將包含半導體晶片、二極體、電容等複數種類的電子部件實裝於支持基板W上製造MCP時較適用。作為MCP的構成例,有具備複數種類的半導體晶片、具備1種類的半導體晶片與二極體及電容等、還有備複數種類的半導體晶片與二極體及電容等。The electronic component mounted on the support substrate W is not limited to one type of semiconductor wafer t, and may be a plurality of types of semiconductor wafers, semiconductor wafers, diodes, capacitors, and the like. In the mounting device 1 of the embodiment, a plurality of types of electronic components including a semiconductor wafer, a diode, and a capacitor are mounted on the support substrate W to manufacture an MCP. As a configuration example of the MCP, there are a plurality of semiconductor wafers, a semiconductor wafer, a diode, a capacitor, and the like, and a plurality of types of semiconductor wafers, diodes, and capacitors.

(載台部20)   載台部20配置於基底部1a上的後方中央。載台部20,具備:載置具有複數實裝區域的支持基板W的載台21、及在XY方向上使載台21移動的作為載台移動裝置的XY移動機構22。XY移動機構22,使得沿著載置於載台21上的支持基板W的X方向的實裝區域的各行,依序位於之後詳述的設定於沿著X方向的一直線上的一定的實裝線的方式,使載台21移動。XY移動機構22,具有能使載置於載台21的最大的支持基板W,在X方向以能比支持基板W的X方向的尺寸的2分之1還大一點(1/2X+α)的範圍移動的移動行程,在Y方向以能比支持基板W的Y方向的尺寸還大一點(Y+α)的範圍移動的移動行程。載台21藉由未圖示的吸引吸附機構,能將載置的支持基板W吸附保持。(Mounting Unit 20) The stage unit 20 is disposed at the center of the rear of the base portion 1a. The stage unit 20 includes a stage 21 on which the support substrate W having a plurality of mounting areas is placed, and an XY moving mechanism 22 as a stage moving device that moves the stage 21 in the XY direction. The XY moving mechanism 22 causes each row of the mounting region along the X direction of the support substrate W placed on the stage 21 to be sequentially placed in a certain mounting set on the straight line along the X direction, which will be described later in detail. The way of the line moves the stage 21. The XY moving mechanism 22 has a maximum support substrate W that can be placed on the stage 21, and is larger than a factor of 1 in the X direction of the support substrate W in the X direction (1/2X+α). The movement stroke of the range movement is a movement stroke in the Y direction that is larger than the size of the support substrate W in the Y direction (Y+α). The stage 21 can adsorb and hold the mounted support substrate W by a suction suction mechanism (not shown).

載置於載台21上的支持基板W,例如為適用於FO-PLP的製造時的,以擬似晶圓為準的擬似面板的形成所用的基板,為玻璃基板、有機基板(玻璃・環氧(FR-4)基板等)、矽基板、不銹鋼這種金屬基板等,但不以此為限。使用FO-WLP的製造時適用的擬似晶圓的形成的基板也可以。擬似面板,與FO-WLP的製造時適用的擬似晶圓一樣,為將個片化的複數半導體晶片等電子部件以平面配置,將配置的電子部件間以樹脂密封成形成1枚板狀的狀態者。因此,擬似面板的形成所用的支持基板W的形狀不限於圓形,也可以是四角形或其以外的多角形、橢圓形等,其形狀並沒有特別限定。作為支持基板W,較佳為適用以上述FO-PLP製程製造MCP時所用的基板,亦即在各實裝區域實裝複數半導體晶片及電容等電子部件的基板。The support substrate W placed on the stage 21 is, for example, a substrate for forming a pseudo-panel based on a pseudo-wafer, and is a glass substrate or an organic substrate (glass/epoxy). (FR-4) substrate, etc.), ruthenium substrate, metal substrate such as stainless steel, etc., but not limited thereto. A substrate on which a wafer is formed, which is suitable for use in the manufacture of FO-WLP, may also be used. In the same manner as the pseudo wafer to be used in the manufacture of the FO-WLP, the electronic components such as the individual semiconductor wafers are arranged in a plane, and the electronic components to be placed are sealed with a resin to form a single plate. By. Therefore, the shape of the support substrate W used for the formation of the pseudo panel is not limited to a circular shape, and may be a polygonal shape or a polygonal shape other than a square shape or the like, and the shape thereof is not particularly limited. As the support substrate W, a substrate used for manufacturing the MCP by the above-described FO-PLP process, that is, a substrate in which a plurality of semiconductor wafers and electronic components such as capacitors are mounted in each mounting region is preferably used.

支持基板W具有實裝半導體晶片t等電子部件的複數實裝區域。但是,複數實裝區域為在支持基板W上假想設定的區域,並未形成表示各實裝區域的標記及圖案等。支持基板W也可具備表示基板全體的位置的全域辨識用的對準標記,但並不具備表示各個實裝區域的位置的區域辨識用的對準標記。全域辨識方式,指的是在支持基板W的複數實裝區域分別實裝電子部件時,以1次的基板的位置檢出對基板上的複數實裝區域進行電子部件的實裝的方式。區域辨識方式,指的是在支持基板W上的複數實裝區域分別實裝電子部件時,在每次實裝電子部件時都進行電子部件的實裝區域的位置檢出的方式。又,支持基板W其大小為300×300mm以上較佳。在本實施形態中,600×600mm的支持基板W作為一例使用。也就是說,在本實施形態的實裝裝置1中,載台21具有可載置600×600mm的支持基板W的大小。The support substrate W has a plurality of mounting regions in which electronic components such as semiconductor wafers t are mounted. However, the plurality of mounting regions are regions that are virtually set on the support substrate W, and marks, patterns, and the like indicating the respective mounting regions are not formed. The support substrate W may include an alignment mark for global identification indicating the position of the entire substrate, but does not include an alignment mark for area recognition indicating the position of each of the mounting regions. The global identification method refers to a method of mounting electronic components on a plurality of mounting areas on a substrate by detecting the position of the substrate once in the plurality of mounting areas of the support substrate W. The area identification method refers to a method of detecting the position of the mounting area of the electronic component each time the electronic component is mounted, when the electronic component is mounted on the plurality of mounting areas on the support substrate W. Further, the support substrate W preferably has a size of 300 × 300 mm or more. In the present embodiment, a 600 × 600 mm support substrate W is used as an example. In other words, in the mounting device 1 of the present embodiment, the stage 21 has a size in which the support substrate W of 600 × 600 mm can be placed.

(移載部30)   移載部30具備:左右一對移載部30A、30B、中間載台31、晶圓環保持裝置32,將2個移載部30A、30B以左右反轉的狀態配置。2個移載部30A、30B以包夾部件供應部10的方式於基底部1a上的前方兩側分開配置,除了左右反轉以外,具有相同構成。在以下,說明左側移載部30A的構成,省略右側移載部30B的構成的說明。(Transfer Unit 30) The transfer unit 30 includes a pair of left and right transfer units 30A and 30B, an intermediate stage 31, and a wafer ring holder 32, and the two transfer units 30A and 30B are arranged in a left-right direction. . The two transfer portions 30A and 30B are disposed apart from each other on the front side of the base portion 1a so as to sandwich the component supply portion 10, and have the same configuration except for the right and left inversion. Hereinafter, the configuration of the left transfer unit 30A will be described, and the description of the configuration of the right transfer unit 30B will be omitted.

移載部30A具備:在基底部1a的前方左側沿著Y方向從基底部1a的前端部到中央附近延設的Y方向移動裝置33。在該Y方向移動裝置33,Y方向移動區塊34在Y方向以移動自如的方式被支持。Y方向移動區塊34的上端側的背面,設有從Y方向移動區塊34沿著X方向的水平方向即圖示右方向延設的矩形板狀的支持體35。該支持體35的背面側,設有藉由未圖示的X方向移動裝置而以能沿X方向移動的方式支持的,俯視時呈概略曲柄形狀的X方向移動體36。在X方向移動體36的圖示右方向的端部,支持有移載頭37。又,在X方向移動體36的圖示右方向的端部,與支持移載頭37的面相反側的面,設有晶圓辨識攝影機38。The transfer unit 30A includes a Y-direction moving device 33 that extends from the front end portion of the base portion 1a to the vicinity of the center in the Y direction in the front left side of the base portion 1a. In the Y-direction moving device 33, the Y-direction moving block 34 is supported in a movable manner in the Y direction. The back surface on the upper end side of the Y-direction moving block 34 is provided with a rectangular plate-shaped support 35 extending from the Y-direction moving block 34 in the horizontal direction in the X direction, that is, in the right direction of the drawing. The back side of the support body 35 is provided with an X-direction moving body 36 that is supported by the X-direction moving device (not shown) so as to be movable in the X direction, and has a schematic crank shape in plan view. The transfer head 37 is supported at the end portion of the X-direction moving body 36 in the right direction. Further, a wafer identification camera 38 is provided on the surface of the X-direction moving body 36 in the right direction on the side opposite to the surface on which the transfer head 37 is supported.

於移載頭37中,在X方向,左右2個吸附噴嘴(移載噴嘴)37a、37b以分別藉由Z(上下)方向移動裝置37c、37d在上下方向移動自如方式設置。移載頭37藉由反轉機構37e、37f以能將各吸附噴嘴37a、37b個別地上下反轉的方式支持。藉此,吸附噴嘴37a、37b,其姿勢能夠被選擇地切換成吸附保持半導體晶片t的吸附面向下的狀態與吸附面向上的狀態。晶圓辨識攝影機38用於保持在部件供應部10的晶圓環11的半導體晶片t的位置辨識。In the transfer head 37, in the X direction, the left and right adsorption nozzles (transfer nozzles) 37a and 37b are movably provided in the vertical direction by the Z (up and down) direction moving devices 37c and 37d, respectively. The transfer head 37 is supported by the reversing mechanisms 37e and 37f so that the respective adsorption nozzles 37a and 37b can be individually inverted upside down. Thereby, the adsorption nozzles 37a and 37b can be selectively switched to maintain the state in which the adsorption surface of the semiconductor wafer t is facing downward and the state in which the adsorption surface is facing upward. The wafer identification camera 38 is for holding the position identification of the semiconductor wafer t of the wafer ring 11 of the component supply portion 10.

此外,在左側的移載部30A,將位於外側(圖示左側)的吸附噴嘴的部件編號設為37a、又將位於外側的Z方向移動裝置的部件編號設為37c、將位於外側的反轉機構的部件編號設為37e。但是,左右的移載部30A、30B以左右反轉的狀態配置。在這裡,在右側的移載部30B,因為圖示右側成為外側,故將位於右側的吸附噴嘴的部件編號設為37a、又將位於右側的Z方向移動裝置的部件編號設為37c、將位於右側的反轉機構的部件編號設為37e。其中,左側的移載頭37為第1移載頭,右側的移載頭37為第2移載頭。In the transfer unit 30A on the left side, the part number of the adsorption nozzle located on the outer side (the left side of the drawing) is 37a, and the part number of the Z-direction moving device located outside is 37c, and the reversal is located outside. The part number of the mechanism is set to 37e. However, the left and right transfer portions 30A and 30B are arranged in a state of being reversed left and right. Here, in the transfer unit 30B on the right side, since the right side of the drawing is outside, the part number of the adsorption nozzle located on the right side is 37a, and the part number of the Z-direction moving device located on the right side is 37c, and will be located. The part number of the reverse mechanism on the right side is set to 37e. The transfer head 37 on the left side is the first transfer head, and the transfer head 37 on the right side is the second transfer head.

中間載台31用以暫時載置由左右的移載頭37的吸附噴嘴37a、37b取出的半導體晶片t,設於部件供應部10與載台部20之間的基底部1a的略中央位置。中間載台31一致於左右的移載部30A、30B的移載頭37各者的2個吸附噴嘴37a、37b的配置,具備4個載置部31a~31d。The intermediate stage 31 is for temporarily placing the semiconductor wafer t taken out by the adsorption nozzles 37a and 37b of the left and right transfer heads 37, and is provided at a substantially central position of the base portion 1a between the component supply unit 10 and the stage unit 20. The intermediate stage 31 is disposed in accordance with the arrangement of the two adsorption nozzles 37a and 37b of each of the transfer heads 37 of the left and right transfer units 30A and 30B, and includes four mounting portions 31a to 31d.

晶圓環保持裝置32在將晶圓環11供應及收納至部件供應部10的晶圓環支架12時使用。晶圓環保持裝置32設於左側的移載部30A的支持體35的右方向的端部的,與設置X方向移動體36的面相反側的面,也就是前面。晶圓環保持裝置32具備:藉由空氣汽缸等未圖示的X方向移動裝置以在X方向進退自如的方式設置的棒狀支持臂32a、設於該支持臂32a的圖示右方向的前端,把持晶圓環11的夾持部32b。The wafer ring holding device 32 is used when the wafer ring 11 is supplied and stored in the wafer ring holder 12 of the component supply unit 10. The wafer ring holding device 32 is provided on the surface on the opposite side to the surface on which the X-direction moving body 36 is provided, which is the end portion in the right direction of the support body 35 of the transfer portion 30A on the left side, that is, the front surface. The wafer ring holding device 32 includes a rod-shaped support arm 32a that is provided to be movable in the X direction by an X-direction moving device (not shown) such as an air cylinder, and a front end in the right direction of the support arm 32a. The holding portion 32b of the wafer ring 11 is held.

這樣的移載部30從部件供應部10將半導體晶片t依序取出,向實裝部40移載。移載部30在將半導體晶片t以面朝上實裝(將半導體晶片t的電極面朝上實裝至基板)時,將從部件供應部10取出的半導體晶片t藉由中間載台31收授至實裝部40,在將半導體晶片t面朝下實裝(將半導體晶片t的電極面朝下實裝至基板)時,將從部件供應部10取出的半導體晶片t以使吸附噴嘴37a、37b上下反轉而讓半導體晶片t表裏面反轉的狀態收授至實裝部40。The transfer unit 30 sequentially takes out the semiconductor wafer t from the component supply unit 10 and transfers it to the mounting unit 40. When the semiconductor wafer t is mounted face up (the electrode surface of the semiconductor wafer t is mounted upward to the substrate), the semiconductor wafer t taken out from the component supply portion 10 is received by the intermediate stage 31. When the semiconductor wafer t is mounted face down (the electrode surface of the semiconductor wafer t is mounted downward to the substrate), the semiconductor wafer t taken out from the component supply portion 10 is brought to the adsorption nozzle 37a. 37b is reversed upside down, and the state in which the inside of the semiconductor wafer t is inverted is received in the mounting unit 40.

(實裝部40)   實裝部40與左右一對移載部30A、30B一樣,具備有相同構成的2個實裝部40A、40B。2個實裝部40A、40B以包夾載台部20的方式分別於基底部1a上的後方兩側以左右反轉的狀態分開配置。以下,關於左右一對實裝部40,也僅說明左側的實裝部40A的構成,省略右側的實裝部40B的構成的說明。(Mounting Unit 40) The mounting unit 40 includes two mounting units 40A and 40B having the same configuration, similarly to the pair of left and right transfer units 30A and 30B. The two mounting portions 40A and 40B are disposed to be vertically separated from each other on the rear sides of the base portion 1a so as to sandwich the stage portion 20, respectively. Hereinafter, the configuration of the left and right mounting portions 40A will be described with respect to the pair of right and left mounting portions 40, and the description of the configuration of the right mounting portion 40B will be omitted.

實裝部40A具備:在基底部1a的後方左側沿著Y方向從基底部1a的後端部至中央部延設的,於側面視時呈門型的支持框架41。在該支持框架41的右側的側面,藉由Y方向移動裝置41a以在Y方向移動自如的方式支持頭支持體42。頭支持體42朝向沿X方向的水平方向即圖示右方向延伸至基底部1a的中央附近。在頭支持體42的前面,藉由能在X方向移動的X方向移動裝置42a設置實裝頭43。The mounting portion 40A includes a support frame 41 that extends from the rear end portion to the center portion of the base portion 1a in the Y direction on the left rear side of the base portion 1a, and has a gate shape when viewed from the side. The head support 42 is supported by the Y-direction moving device 41a so as to be movable in the Y direction on the side of the right side of the support frame 41. The head support body 42 extends toward the horizontal direction in the X direction, that is, in the right direction of the drawing, to the vicinity of the center of the base portion 1a. On the front side of the head support 42, the mounting head 43 is provided by the X-direction moving device 42a which is movable in the X direction.

實裝頭43具備:在X方向(圖示左右)排列設置,將半導體晶片t吸附保持並實裝於支持基板W的2個實裝工具43a、43b、使2個實裝工具43a、43b個別地在Z方向移動的Z方向移動裝置43c、43d。其中,以Y方向移動裝置41a與X方向移動裝置42a與Z方向移動裝置43c、43d構成實裝頭移送機構。再來,實裝部40具備用來攝像保持於實裝工具43a、43b的半導體晶片t的攝像單元44。The mounting head 43 includes two mounting tools 43a and 43b that are arranged in the X direction (left and right of the drawing), and that are attached to the support substrate W by the semiconductor wafer t, and the two mounting tools 43a and 43b are individually provided. The Z-direction moving devices 43c and 43d that move in the Z direction. Among them, the Y-direction moving device 41a, the X-direction moving device 42a, and the Z-direction moving devices 43c and 43d constitute a solid head transfer mechanism. Further, the mounting unit 40 includes an imaging unit 44 for imaging and holding the semiconductor wafer t held by the mounting tools 43a and 43b.

實裝工具43a、43b以與移載頭37的吸附噴嘴37a、37b相同的配置間隔設置。又,實裝工具43a、43b,其將半導體晶片t吸附保持的部分,係藉由能透視上下方向的構件構成。藉此,能從實裝工具43a、43b的上側觀察吸附保持於實裝工具43a、43b的半導體晶片t。實裝工具43a、43b具備未圖示的水平轉動裝置,能使被吸附保持的半導體晶片t在水平面內轉動。再來,實裝工具43a、43b之中,位於內側(基底部1a的中央側)的實裝工具43b,安裝有作為第1辨識部的基板辨識攝影機43f。基板辨識攝影機43f用來攝像載置於載台21的支持基板W的對準標記(全域標記)。The mounting tools 43a and 43b are provided at the same arrangement intervals as the adsorption nozzles 37a and 37b of the transfer head 37. Further, the mounting tools 43a and 43b are configured to be capable of absorbing and holding the semiconductor wafer t by means of a member that can see through the vertical direction. Thereby, the semiconductor wafer t adsorbed and held by the mounting tools 43a and 43b can be viewed from the upper side of the mounting tools 43a and 43b. The mounting tools 43a and 43b include a horizontal rotating device (not shown), and can rotate the semiconductor wafer t held and held in the horizontal plane. Further, among the mounting tools 43a and 43b, the mounting tool 43b located inside (the center side of the base portion 1a) is attached with the substrate identifying camera 43f as the first identifying unit. The substrate identification camera 43f is used to image an alignment mark (global mark) of the support substrate W placed on the stage 21.

此外,與移載部30一樣,在實裝部40中左右實裝部40A、40B也以左右反轉的狀態配置。因此,在左右的實裝部40A、40B中,將位於各自的外側(在左側的實裝部40A為左側、在右側的實裝部40B為右側)的實裝工具的部件編號設為43a、將位於外側的Z方向移動裝置的部件編號設為43c。其中,左側的實裝頭43為第1實裝頭,右側的實裝頭43為第2實裝頭。Further, similarly to the transfer unit 30, the left and right mounting portions 40A and 40B in the mounting portion 40 are also disposed in a state of being reversed left and right. Therefore, in the left and right mounting portions 40A and 40B, the component numbers of the mounting tools located on the outer sides (the left mounting unit 40A is the left side and the right mounting unit 40B is the right side) are 43a. The part number of the Z-direction moving device located outside is set to 43c. Among them, the mounting head 43 on the left side is the first mounting head, and the mounting head 43 on the right side is the second mounting head.

攝像單元44,在中間載台31的4個載置部31a~31d的上方的位置,對應4個載置部31a~31d具備作為第2辨識部的4個晶片辨識攝影機44a~44d。晶片辨識攝影機44a~44d在能攝像載置於載置部31a~31d的半導體晶片t的同時,能透過實裝工具43a、43b攝像保持於移動至晶片辨識攝影機44a~44d的下方的實裝工具43a、43b的半導體晶片t。該等晶片辨識攝影機44a~44d藉由一對XY移動裝置44e、44f,以2個一組以在XY方向可移動的方式支持。成組的2個晶片辨識攝影機(44a與44b及44c與44d),以與實裝工具43a、43b及吸附噴嘴37a、37b相同的配置間隔設置。一對XY移動裝置44e、44f被支持於在X方向延設的以圖示正面視呈門型的攝影機支持框架44g的樑的部分的下側。攝影機支持框架44g在實裝部40的左右支持框架41的上面的前側端部,架橋至左右的支持框架41而設置。The imaging unit 44 includes four wafer identification cameras 44a to 44d as second identification portions corresponding to the four mounting portions 31a to 31d at positions above the four mounting portions 31a to 31d of the intermediate stage 31. The wafer identification cameras 44a to 44d can image and hold the semiconductor wafer t placed on the mounting portions 31a to 31d, and can be image-held by the mounting tools 43a and 43b to be mounted on the lower surface of the wafer identification cameras 44a to 44d. Semiconductor wafer t of 43a, 43b. The wafer identification cameras 44a to 44d are supported by a pair of XY moving devices 44e and 44f so as to be movable in the XY direction in groups of two. The two sets of wafer identification cameras (44a and 44b and 44c and 44d) are arranged at the same arrangement intervals as the mounting tools 43a, 43b and the adsorption nozzles 37a, 37b. The pair of XY moving devices 44e, 44f are supported by the lower side of the portion of the beam extending in the X direction to indicate the front view of the camera support frame 44g. The camera support frame 44g is provided at the front end portion of the upper surface of the left and right support frames 41 of the mounting portion 40, and is bridged to the left and right support frames 41.

這樣的實裝部40,收授由移載部30而從部件供應部10取出的半導體晶片t,並將收授的半導體晶片t實裝至載置於載台21的支持基板W上。此時,左右的實裝頭43的實裝工具43a、43b在一定的實裝線上實裝半導體晶片t。該實裝線,為在載台21的Y方向的移動範圍內,沿X方向假想設定的直線,藉由用於載台21及實裝工具43a、43b的移動的座標來管理。也就是說,實裝線為位於一定的Y軸上的X軸上的座標點的集合。在支持基板W,通常,沿XY方向以行列狀設定實裝區域。因此,在支持基板W上實裝半導體晶片t時,載台21以沿著欲實裝半導體晶片t的X方向的實裝區域的行位於實裝線上的方式被移動控制。實裝工具43a、43b,在位於實裝線上的實裝區域之中,以在預定的實裝區域上實裝半導體晶片t的方式被移動控制。The mounting unit 40 receives the semiconductor wafer t taken out from the component supply unit 10 by the transfer unit 30, and mounts the received semiconductor wafer t on the support substrate W placed on the stage 21. At this time, the mounting tools 43a and 43b of the left and right mounting heads 43 mount the semiconductor wafer t on a fixed mounting line. The mounting line is a line that is virtually set in the X direction within the movement range of the stage 21 in the Y direction, and is managed by coordinates for the movement of the stage 21 and the mounting tools 43a and 43b. That is, the mounting line is a collection of coordinate points on the X-axis that lie on a certain Y-axis. In the support substrate W, generally, the mounting area is set in a matrix in the XY direction. Therefore, when the semiconductor wafer t is mounted on the support substrate W, the stage 21 is moved and controlled so that the row of the mounting region in the X direction in which the semiconductor wafer t is to be mounted is placed on the mounting line. The mounting tools 43a and 43b are moved and controlled so as to mount the semiconductor wafer t on a predetermined mounting area among the mounting areas located on the mounting line.

左右的實裝部40A、40B的實裝頭43、43,各自在實裝線上,將支持基板W上的實裝區域在X方向2等分,也就是左右2等分,將左側的區域以左側的實裝頭43,右側的區域以右側的實裝頭43分擔同時並行地進行半導體晶片t的實裝。此時,為了防止實裝頭43彼此的物理干擾,將2個實裝頭43、43能接近的最小距離,以軟體地或機械地限制。將該能接近的最小距離稱為「最接近距離」。又,左右的實裝頭43、43位於最接近距離的狀態,將位於外側的實裝工具彼此,亦即左側的實裝頭43的左實裝工具43a與右側的實裝頭43的右實裝工具43a的離間距離稱為「近接間隔」。假如,支持基板W的X方向的尺寸未滿近接間隔的2倍長度時,將左右的實裝頭43進行的半導體晶片t的實裝,在支持基板W的X方向全域同時並行地進行是困難的。The mounting heads 43 and 43 of the left and right mounting portions 40A and 40B are equally divided on the mounting line by the mounting area on the support substrate W in the X direction, that is, the left and right sides are equally divided, and the left side area is On the left side of the mounting head 43, the right side area is shared by the right mounting head 43 while the semiconductor wafer t is mounted in parallel. At this time, in order to prevent physical interference between the mounting heads 43, the minimum distance that the two mounting heads 43, 43 can approach is mechanically or mechanically restricted. The minimum distance that can be approached is called the "closest distance." Further, the left and right mounting heads 43, 43 are located in the closest distance, and the mounting tools located on the outer side, that is, the left mounting tool 43a of the left mounting head 43 and the right mounting head 43 of the right side. The distance between the tools 43a is referred to as a "close interval". When the dimension of the support substrate W in the X direction is less than twice the length of the proximity interval, it is difficult to mount the semiconductor wafer t by the left and right mounting heads 43 in parallel in the X direction of the support substrate W. of.

在左右的實裝頭43、43,同時進行實裝的實裝工具43a、43b的組合如圖5所示有4組。第1例為如圖5(A)所示,為以左側的實裝頭43的右實裝工具43b與右側的實裝頭43的左實裝工具43b同時將半導體晶片t實裝的組合。第2例為如圖5(B)所示,為以左側的實裝頭43的右實裝工具43b與右側的實裝頭43的右實裝工具43a同時將半導體晶片t實裝的組合。第3例為如圖5(C)所示,為以左側的實裝頭43的左實裝工具43a與右側的實裝頭43的左實裝工具43b同時將半導體晶片t實裝的組合。第4例如圖5(D)所示,為以左側的實裝頭43的左實裝工具43a與右側的實裝頭43的右實裝工具43a同時將半導體晶片t實裝的組合。The combination of the mounting tools 43a and 43b which are simultaneously mounted on the left and right mounting heads 43, 43 has four groups as shown in Fig. 5 . In the first example, as shown in FIG. 5(A), the combination of the right mounting tool 43b of the mounting head 43 on the left side and the left mounting tool 43b of the mounting head 43 on the right side simultaneously mounts the semiconductor wafer t. In the second example, as shown in FIG. 5(B), the combination of the right mounting tool 43b of the mounting head 43 on the left side and the right mounting tool 43a of the mounting head 43 on the right side simultaneously mounts the semiconductor wafer t. In the third example, as shown in FIG. 5(C), the combination of the left mounting tool 43a of the mounting head 43 on the left side and the left mounting tool 43b of the mounting head 43 on the right side simultaneously mounts the semiconductor wafer t. Fourth, as shown in FIG. 5(D), the combination of the left mounting tool 43a of the mounting head 43 on the left side and the right mounting tool 43a of the mounting head 43 on the right side simultaneously mounts the semiconductor wafer t.

其中,同時進行實裝的實裝工具43a、43b彼此的離間距離L為最長的組合,為以如圖5(D)所示的位於左右實裝頭43的外側的實裝工具43a彼此來進行實裝的組合。接著,在該組合中,左右實裝頭43位於最接近距離的狀態的實裝工具43a彼此的離間距離L為上述的「近接間隔」。因此,支持基板W的X方向的長度未滿近接間隔的2倍時,在圖5(D)的組合中於支持基板W的X方向的全域,變得無法將半導體晶片t同時實裝。此外,在本實施形態中,近接間隔為150mm。也就是說,圖5(D)所示的實裝工具43a、43b彼此的離間距離L為150mm。In the meantime, the mounting distances L of the mounting tools 43a and 43b which are simultaneously mounted are the longest, and the mounting tools 43a located outside the left and right mounting heads 43 as shown in FIG. 5(D) are mutually arranged. The combination of the installation. Next, in this combination, the distance L between the mounting tools 43a in which the right and left mounting heads 43 are located closest to each other is the above-mentioned "close interval". Therefore, when the length of the support substrate W in the X direction is less than twice the proximity interval, the semiconductor wafer t cannot be mounted at the same time in the entire X direction of the support substrate W in the combination of FIG. 5(D). Further, in the present embodiment, the proximity interval is 150 mm. That is, the distance L between the mounting tools 43a and 43b shown in Fig. 5(D) is 150 mm.

此外,作為實裝頭43的動作程序,同時進行實裝的實裝工具43a、43b的組合,限於圖5(A)~(C)的組合,不存在圖5(D)的組合時,「近接間隔」成為如圖5(B)所示的那種,左右實裝頭43於最接近距離的狀態的左側的實裝頭43的右實裝工具43b與右側的實裝頭43的右實裝工具43a的離間距離、或圖5(C)所示的那種,左右實裝頭43於最接近距離的狀態的左側的實裝頭43的左實裝工具43a與右側的實裝頭43的左實裝工具43b的離間距離。Further, as an operation program of the mounting head 43, the combination of the mounting tools 43a and 43b to be mounted at the same time is limited to the combination of FIGS. 5(A) to (C), and when there is no combination of FIG. 5(D), As shown in Fig. 5(B), the right mounting tool 43b of the mounting head 43 on the left side of the left and right mounting heads 43 and the right mounting head 43 on the right side of the mounting head 43 on the right side. The distance between the loading tool 43a and the left mounting head 43 and the right mounting head 43 of the mounting head 43 on the left side of the left and right mounting heads 43 in the state closest to the distance shown in Fig. 5(C) The distance between the left mounting tools 43b.

(控制部50)   控制部50,基於記憶於記憶部51的控制資訊,控制部件供應部10、載台部20、移載部30、實裝部40的動作,將包含半導體晶片t的電子部件在支持基板W的各實裝區域依序實裝。在記憶部51中,記憶有:補正由後述的載台21的移動位置誤差的取得工程得到的載台21的移動位置誤差的載台補正資料、及補正由實裝工具43a、43b的移動位置誤差的取得工程得到的實裝工具43a、43b的移動位置誤差的工具補正資料,基於該等補正資料控制載台21及實裝部40的移動。又,在記憶部51中,也記憶有:用以對支持基板W實裝半導體晶片t的,對移載部30及實裝部40等的動作程式等。(Control Unit 50) The control unit 50 controls the operation of the component supply unit 10, the stage unit 20, the transfer unit 30, and the mounting unit 40 based on the control information stored in the storage unit 51, and the electronic component including the semiconductor wafer t. The mounting areas of the support substrate W are sequentially mounted. In the storage unit 51, the stage correction data for correcting the movement position error of the stage 21 obtained by the acquisition of the movement position error of the stage 21, which will be described later, and the movement position of the mounting tools 43a and 43b are corrected. The tool correction data of the movement position error of the mounting tools 43a and 43b obtained by the error acquisition control controls the movement of the stage 21 and the mounting unit 40 based on the correction data. Further, in the memory unit 51, an operation program for the transfer unit 30, the mounting unit 40, and the like for mounting the semiconductor wafer t on the support substrate W is also stored.

[實裝裝置的動作(電子部件的實裝)]   接著,說明關於利用實裝裝置1的半導體晶片t等的電子部件的實裝工程。當在支持基板W的各實裝區域實裝半導體晶片t等電子部件時,僅適用全域辨識方式時,因為不進行實裝區域的位置辨識,對各實裝區域的半導體晶片t的定位精度,依賴於支持基板W的全域標記等的辨識精度與載台21的XY移動機構22的機械加工精度等、以及實裝工具43a、43b的X方向移動裝置42a、Y方向移動裝置41a、Z方向移動裝置43c、43d的機械加工精度等。但是,將導引載台21或實裝工具43a、43b的移動的導引軌道等,在所期望的範圍以±7μm以下的精度完成,實質上在金屬加工上不可能。更甚於此,將具有所期望的長度的導引軌道於金屬框架等以±7μm以下的直進性地蜿蜓組裝更加不可能。在這裡,測定載台21的移動位置誤差,取得(校正)補正載台21的移動的資料。又,將實裝工具43a、43b的移動位置誤差在實裝線上進行測定,取得(校正)補正實裝工具43a、43b的移動的資料。[Operation of Mounting Device (Embodiment of Electronic Component)] Next, an installation process of an electronic component such as a semiconductor wafer t using the mounting device 1 will be described. When an electronic component such as a semiconductor wafer t is mounted in each mounting region of the support substrate W, when only the global identification method is applied, the positioning accuracy of the semiconductor wafer t in each mounting region is not performed because the position of the mounting region is not recognized. Depending on the identification accuracy of the global mark or the like of the support substrate W, the machining accuracy of the XY moving mechanism 22 of the stage 21, and the X-direction moving device 42a, the Y-direction moving device 41a, and the Z-direction movement of the mounting tools 43a and 43b. Machining accuracy of the devices 43c, 43d, and the like. However, the guide rail or the like for guiding the movement of the stage 21 or the mounting tools 43a and 43b is completed with an accuracy of ±7 μm or less in a desired range, and is substantially impossible in metal working. More specifically, it is more impossible to assemble a guide rail having a desired length in a linear frame of ±7 μm or less in a metal frame or the like. Here, the movement position error of the stage 21 is measured, and the data of the movement of the correction stage 21 is acquired (corrected). Moreover, the movement position error of the mounting tools 43a and 43b is measured on the mounting line, and the data of the movement of the correction mounting tools 43a and 43b is acquired (corrected).

[載台21的移動位置誤差(載台補正資料)的取得工程(校正工程(1))]   補正載台21的移動位置誤差的資料,使用圖6及圖7所示的那種校正基板71來取得。校正基板71為例如在玻璃製的基板以預先設定位置辨識用的點標記72的間隔設成行列狀者。校正基板71的點標記72例如在縱600mm×橫600mm的範圍內以3mm間隔設置。點標記72以金屬薄膜等形成,能夠利用蝕刻及濺鍍等成膜技術形成。點標記的直徑例如為0.2mm。將這樣的校正基板71在載台21上正確地設定。校正基板71的設定方法雖不特別地限定,但例如藉由以下所示的方法實施。其中,校正基板71具有與支持基板W相同的大小,設置點標記的範圍被設為與包含支持基板W上的所有實裝區域的範圍相同的大小。[Acquisition of the movement position error (stage correction data) of the stage 21 (correction item (1))] The correction substrate 71 of the type shown in FIGS. 6 and 7 is used as the data for correcting the movement position error of the stage 21. Come to get. The correction substrate 71 is, for example, a matrix in which the glass substrate is arranged in a row at a predetermined interval between the dot marks 72 for position recognition. The dot marks 72 of the correction substrate 71 are provided at intervals of 3 mm, for example, in a range of 600 mm in length × 600 mm in width. The dot mark 72 is formed of a metal thin film or the like, and can be formed by a film forming technique such as etching or sputtering. The diameter of the dot mark is, for example, 0.2 mm. Such a correction substrate 71 is correctly set on the stage 21. The method of setting the correction substrate 71 is not particularly limited, but is carried out, for example, by the method described below. Here, the correction substrate 71 has the same size as the support substrate W, and the range of the dot is set to be the same as the range including all the mounting regions on the support substrate W.

(校正基板71的設定)   將上述那種校正基板71藉由作業者的手工在載台21上設定。校正基板71的設定,在將校正基板71載置於載台21上後,藉由進行校正基板71的平行調整(使點標記72的排列方向一致於XY方向的調整)來實施。平行調整,在用於支持基板W的全域標記的攝像的基板辨識攝影機43f之中,例如利用左實裝頭43的基板辨識攝影機43f來進行。首先,在載置於載台21上的校正基板71上,如圖6所示,以位於校正基板71的左前方的角部的點標記72成為基板辨識攝影機43f的攝像視野V的中心的方式調整載台21的位置。(Setting of Correction Substrate 71) The above-described correction substrate 71 is set on the stage 21 by the operator's manual. The setting of the correction substrate 71 is performed by placing the correction substrate 71 on the stage 21, and then performing parallel adjustment of the correction substrate 71 (alignment of the arrangement of the dot marks 72 in the XY direction). Parallel adjustment is performed in the substrate recognition camera 43f for supporting the imaging of the global mark of the substrate W, for example, by the substrate recognition camera 43f of the left solid head 43. First, as shown in FIG. 6, the correction mark 71 placed on the stage 21 has a dot mark 72 located at a corner on the left front side of the correction substrate 71 as a center of the imaging field of view V of the substrate recognition camera 43f. Adjust the position of the stage 21.

從該狀態使載台21以低速(將攝影機22的視野V內以點標記72慢慢地移動的程度的速度)向X方向左側移動。此時,作業者以監視器監視基板辨識攝影機43f的攝像影像,若以基板辨識攝影機43f攝像的點標記72的位置相對於攝像視野V向上側或下側偏差的話,使載台21的移動停止,以手動將校正基板71的傾斜向沒有偏差的方向調整。圖6的攝像視野V,示出伴隨著載台21的移動在攝像視野V內出現的點標記72的位置慢慢地向下側偏差的狀態之例。From this state, the stage 21 is moved to the left side in the X direction at a low speed (a speed at which the point in the field of view V of the camera 22 is gradually moved by the dot mark 72). At this time, the operator monitors the image of the substrate identification camera 43f with the monitor, and stops the movement of the stage 21 when the position of the dot mark 72 imaged by the substrate recognition camera 43f is shifted upward or downward with respect to the imaging field of view V. The inclination of the correction substrate 71 is manually adjusted in a direction in which there is no deviation. The imaging field of view V of FIG. 6 shows an example of a state in which the position of the dot mark 72 appearing in the imaging field of view V gradually shifts downward as the movement of the stage 21 moves.

調整校正基板71的傾斜後,又以位於左前方的角部的點標記72成為基板辨識攝影機43f的攝像視野V中心的方式調整載台21的位置,使載台21以低速向X方向左側移動。作業者同樣以監視器監視點標記72的位置是否有偏差。接著,若位置有偏差則使載台21的移動停止,調整校正基板71的傾斜。將這樣的動作,在載台21的X方向的可移動範圍的全域,重複進行到點標記71不超出攝像視野V外而映出在監視器畫面為止。這種作業者所進行的載台21的移動,藉由觸控面板與搖桿的操作等進行。After adjusting the inclination of the correction substrate 71, the position of the stage 21 is adjusted so that the dot mark 72 located at the corner of the left front becomes the center of the imaging field of view V of the substrate recognition camera 43f, and the stage 21 is moved to the left in the X direction at a low speed. . The operator also monitors whether the position of the dot mark 72 is deviated by the monitor. Next, when there is a deviation in position, the movement of the stage 21 is stopped, and the inclination of the correction substrate 71 is adjusted. Such an operation is repeated until the point mark 71 is displayed outside the imaging field of view V in the entire range of the movable range of the stage 21 in the X direction. The movement of the stage 21 by such an operator is performed by the operation of the touch panel and the joystick.

(載台21的移動位置誤差(補正資料)的取得)   接著,以上述方法將在載台21上設定的校正基板71的點標記72的位置,利用左右實裝頭43具備的基板辨識攝影機43f進行辨識,取得載台21的移動位置誤差及基於其的補正資料。點標記72的辨識,以使左右基板辨識攝影機43f分別在預定的位置停止的狀態使校正基板71移動來進行。校正基板71上的點標記72的攝像,例如如圖7所示,從位於校正基板71的後方(位於基底部1a的後方側之側)左端的點標記72朝向X方向右側以點標記72的配置間隔3mm的間距開始間距移動,朝向前方(位於基底部1a的前方側之側)依序折返同時進行。此時,校正基板71上的點標記72之中,將設於左半分的區域的點標記72利用左側的基板辨識攝影機43f進行攝像,將設於右半分的區域的點標記72利用右側的基板辨識攝影機43f進行攝像。(Acquisition of the movement position error (correction data) of the stage 21) Next, the position of the dot mark 72 of the correction substrate 71 set on the stage 21 is determined by the substrate recognition camera 43f provided in the left and right mounting heads 43 by the above-described method. The identification is performed, and the movement position error of the stage 21 and the correction data based thereon are obtained. The identification of the dot mark 72 is performed by moving the correction substrate 71 in a state where the left and right substrate recognition cameras 43f are stopped at predetermined positions. The imaging of the dot mark 72 on the correction substrate 71 is, for example, as shown in FIG. 7, from the dot mark 72 located at the left end of the correction substrate 71 (on the side of the rear side of the base portion 1a) toward the right side in the X direction by a dot mark 72. The pitch of 3 mm is arranged to start the pitch movement, and the front side (the side on the front side of the base portion 1a) is sequentially folded back simultaneously. At this time, among the dot marks 72 on the correction substrate 71, the dot marks 72 provided in the left half-divided area are imaged by the substrate recognition camera 43f on the left side, and the dot marks 72 provided in the right half-divided area are used on the right side substrate. The recognition camera 43f performs imaging.

具體來說,以使載台21位於XY移動機構22的XY方向的移動行程的中央(將該位置稱為原點位置。)的狀態,使左側的基板辨識攝影機43f位於校正基板71上的左半分的點標記群的中央(圖7以符號71A所示的位置),使右側的基板辨識攝影機43f位於校正基板71上的右半分的點標記群的中央(圖7以符號71B所示的位置)。從該狀態開始,在使左右的基板辨識攝影機43f維持停止的狀態下,作業者觀察監視器同時操作XY移動機構22,以左半分的點標記群的左上的點標記72位於左側的基板辨識攝影機43f的攝像視野V的中心的方式,使校正基板71移動。藉此,右半分的點標記群的左上的點標記72會位於右側的基板辨識攝影機43f的攝像視野V內。在左右各點標記群中,左上的點標記72成為第1個點標記72。Specifically, in a state where the stage 21 is located at the center of the moving stroke in the XY direction of the XY moving mechanism 22 (this position is referred to as an origin position), the left substrate recognition camera 43f is positioned on the correction substrate 71. The center of the half mark group (the position indicated by symbol 71A in Fig. 7) causes the right substrate recognition camera 43f to be located at the center of the dot mark group of the right half of the correction substrate 71 (the position shown by the symbol 71B in Fig. 7). ). In this state, when the left and right substrate recognition cameras 43f are kept stopped, the operator observes the monitor and simultaneously operates the XY moving mechanism 22, and the left side dot mark 72 of the left half of the dot mark group is located on the left side of the substrate recognition camera. The correction substrate 71 is moved in such a manner that the center of the imaging field of view V is 43f. Thereby, the dot mark 72 on the upper left side of the dot mark group of the right half is located in the imaging field of view V of the substrate recognition camera 43f on the right side. Among the dot mark groups on the left and right, the dot mark 72 on the upper left becomes the first dot mark 72.

以使第1個點標記72位於基板辨識攝影機43f的攝像視野V中心後,開始左右基板辨識攝影機43f進行的點標記72的檢出動作。在此之後,先以控制部50的自動控制進行。檢出動作藉由作業者按下(觸碰)顯示於觸控面板的檢出動作的開始按鍵而開始。點標記72的檢出動作開始後,首先攝像第1個點標記72。攝像到的第1個點標記72的影像,利用公知的影像辨識技術進行處理,檢出相對於基板辨識攝影機43f的攝像視野V中心的點標記72的位置偏差。檢出的位置偏差,作為與載台21的移動位置(XY座標)成對的資訊記憶於記憶部51。點標記72的位置辨識結束後,依前述的移動順序,為了使下個(第2個)點標記72位於攝影機的視野內而移動載台21。在圖7之例中,因為第2個點標記72位於第1個點標記72的右鄰,使載台21向X方向左側移動3mm。After the first dot mark 72 is positioned at the center of the imaging field of view V of the substrate recognition camera 43f, the detection operation of the dot mark 72 by the left and right substrate recognition cameras 43f is started. After that, it is first performed by the automatic control of the control unit 50. The detection operation is started by the operator pressing (touching) the start button of the detection operation displayed on the touch panel. After the detection operation of the dot mark 72 is started, the first dot mark 72 is first imaged. The image of the first dot mark 72 imaged is processed by a known image recognition technique, and the positional deviation of the dot mark 72 with respect to the center of the imaging field of view V of the substrate recognition camera 43f is detected. The detected positional deviation is stored in the memory unit 51 as information paired with the moving position (XY coordinate) of the stage 21. After the position recognition of the dot mark 72 is completed, the stage 21 is moved in order to move the next (second) dot mark 72 within the field of view of the camera in the above-described moving order. In the example of Fig. 7, since the second dot mark 72 is located on the right side of the first dot mark 72, the stage 21 is moved to the left side in the X direction by 3 mm.

載台21的移動基於設在載台21的XY移動機構的線性編碼器的讀取值而進行。線性編碼器的刻度計,作為熱對策較佳為使用熱膨漲係數小的玻璃製刻度計。載台21的移動結束後,與第1個點標記72a一樣,檢出第2個點標記72的位置偏差,作為與此時的載台21的XY座標成對的資訊記憶至記憶部51。點標記72的攝像,在使載台21停止後,在僅等待載台21的停止時產生的振動平息的時間後進行。對校正基板71上的所有點標記72進行這種動作,取得對應各別的位置的點標記72的移動位置偏差資料,作為載台補正資料記憶於記憶部51。The movement of the stage 21 is performed based on the read value of the linear encoder provided in the XY moving mechanism of the stage 21. As the thermal countermeasure, the scale of the linear encoder is preferably a glass graduated meter having a small thermal expansion coefficient. When the movement of the stage 21 is completed, the positional deviation of the second dot mark 72 is detected in the same manner as the first dot mark 72a, and the information paired with the XY coordinates of the stage 21 at this time is stored in the memory unit 51. The imaging of the dot mark 72 is performed after the time when the stage 21 is stopped and waits for the vibration generated when the stage 21 is stopped to be flat. This operation is performed on all the dot marks 72 on the correction substrate 71, and the movement position deviation data of the dot marks 72 corresponding to the respective positions is acquired, and is stored in the memory unit 51 as the stage correction data.

(伴隨著支持基板W的熱膨脹的補正資料的取得)   為了使用於半導體晶片t的接合黏晶薄膜的接合性提升,有在載台21設置加熱器將支持基板W加熱的情形。在此情形時,因為載置於載台21之前及之後,支持基板W的溫度會改變(上升),支持基板W因此而熱膨脹。支持基板W若發生熱膨脹,即便使載台21與實裝頭55高精度地移動,支持基板W的延展也會使實裝位置發生偏差。(Acquisition of the correction data accompanying the thermal expansion of the support substrate W) In order to improve the adhesion of the bonded die film used for the semiconductor wafer t, a heater is provided on the stage 21 to heat the support substrate W. In this case, since the temperature of the support substrate W changes (rises) before and after being placed on the stage 21, the support substrate W is thermally expanded. When the support substrate W thermally expands, even if the stage 21 and the mounting head 55 are moved with high precision, the extension of the support substrate W may cause the mounting position to vary.

在這裡,預先測定因加熱器的加熱產生的支持基板W的熱膨脹量等而事先掌握,在支持基板W實裝半導體晶片t時,將因應預先掌握的熱膨脹量的係數(百分比)乘上補正資料並控制載台21的移動較佳。此時,因為加熱器的形狀及配置、載台21的構造等要因,支持基板W全體並不一定會均勻地熱膨脹,也可以一併掌握熱膨脹的分佈。例如,將支持基板W上的區域分割成10行×10列等的格子狀的複數區域,在每個分割的區域測定熱膨脹量(各測定點的熱膨脹造成的變位)。接著,切換在個區域乘上載台21的補正資料的係數也可以。Here, it is known in advance that the amount of thermal expansion of the support substrate W due to the heating of the heater is measured, and when the semiconductor wafer t is mounted on the support substrate W, the coefficient (percentage) of the amount of thermal expansion that is previously grasped is multiplied by the correction data. It is also preferable to control the movement of the stage 21. At this time, the shape and arrangement of the heater, the structure of the stage 21, and the like are such that the entire support substrate W does not necessarily thermally expand uniformly, and the distribution of thermal expansion can be collectively grasped. For example, the region on the support substrate W is divided into a lattice-shaped complex region of 10 rows×10 columns, and the amount of thermal expansion (displacement due to thermal expansion of each measurement point) is measured for each divided region. Next, the coefficient of the correction data of the uploading table 21 in the area may be switched.

又,在從將支持基板W載置於載台21後到支持基板W的熱膨脹相對於載台21的溫度呈飽和為止的期間的每個預定經過時間測定支持基板W的熱膨脹量,預先求出因應每個預定的經過時間的熱膨脹量的係數也可以。此時,在將支持基板W上分割成複數區域的每個區域,求出因應熱膨脹量的係數也可以。接著,在進行半導體晶片t的實裝時,在從支持基板W載置於載台21上後的每個經過時間,切換成因應該經過時間的係數,將該係數乘上補正資料使載台21移動。藉此,不用等待到支持基板W的熱膨脹相對於載台21的溫度成為飽和狀態,就能對該支持基板W開始半導體晶片t的實裝,能將半導體晶片t的實裝以高效率,且高精度實施。In addition, the amount of thermal expansion of the support substrate W is measured in advance from the predetermined elapsed time from the time when the support substrate W is placed on the stage 21 until the thermal expansion of the support substrate W is saturated with respect to the temperature of the stage 21, and is obtained in advance. The coefficient of the amount of thermal expansion for each predetermined elapsed time is also acceptable. At this time, it is also possible to determine the coefficient corresponding to the amount of thermal expansion by dividing the support substrate W into each of the plurality of regions. Next, when the semiconductor wafer t is mounted, the elapsed time after the support substrate W is placed on the stage 21 is switched to a coefficient due to the elapsed time, and the coefficient is multiplied by the correction data so that the stage 21 is loaded. mobile. Thereby, the semiconductor wafer t can be mounted on the support substrate W without waiting for the thermal expansion of the support substrate W to be saturated with respect to the temperature of the stage 21, and the semiconductor wafer t can be mounted with high efficiency. High precision implementation.

(載台21的移動位置的補正)   在使載台21移動時,在以載台21的移動位置誤差的取得工程求出的載台補正資料之中,參照利用左側的實裝頭43具備的基板辨識攝影機43f取得到的載台補正資料,補正載台21的移動位置。控制部50,以使沿著載置於載台21的支持基板W上的X方向的實裝區域的各行依序位於實裝線上的方式控制XY移動機構22。此時,控制部50參照記憶於記憶部51的實裝區域的位置資訊(XY座標)與上述的載台補正資料,算出使實裝區域的行位於實裝線上時所需的補正值。接著,將使實裝區域的行位於實裝線上時的載台21的移動位置,僅以算出的補正值的分進行補正。載台21具有加熱器時,將基於上述支持基板W的熱膨脹量的係數,乘以載台21的補正資料較佳。(Remediation of the movement position of the stage 21) When the stage 21 is moved, the stage correction data obtained by the acquisition of the movement position error of the stage 21 is referred to by the mounting head 43 provided on the left side. The substrate recognition camera 43f acquires the stage correction data and corrects the movement position of the stage 21. The control unit 50 controls the XY moving mechanism 22 such that each row of the mounting region in the X direction placed on the support substrate W of the stage 21 is sequentially positioned on the mounting line. At this time, the control unit 50 refers to the position information (XY coordinates) stored in the mounting area of the storage unit 51 and the above-described stage correction data, and calculates a correction value required when the line of the mounting area is placed on the mounting line. Next, the movement position of the stage 21 when the row of the mounting area is placed on the mounting line is corrected only by the calculated correction value. When the stage 21 has a heater, it is preferable to multiply the coefficient of the thermal expansion amount of the support substrate W by the correction data of the stage 21.

此外,利用右側的實裝頭43具備的基板辨識攝影機43f取得到的載台補正資料,被用於右側的實裝頭43的移動位置的補正。亦即,因為左右實裝頭43的基板辨識攝影機43f,攝像在相同校正基板71以一定的配置間隔設置的點標記72,只要載台21(校正基板71)平行移動,從左右基板辨識攝影機43f的攝像影像辨識到的點標記72的位置偏差應該是一致。但是,載台21在移動時,會有在水平面內產生微小的回動,即偏搖的情形。在此情形中,即便使用由左側的基板辨識攝影機43f取得到的載台補正資料補正載台21的移動誤差而使其移動,推測右側的實裝頭43的實裝工具43a、43b進行的實裝精度也可能不夠充分。在此,將右側的實裝頭43的移動位置,基於由左側的基板辨識攝影機43f取得到的載台補正資料與由右側的基板辨識攝影機43f取得到的載台補正資料之間的差來進行補正。藉此,即便在載台21產生偏搖時,也能夠確保左右的實裝頭43的實裝精度。In addition, the stage correction data acquired by the substrate recognition camera 43f provided in the right mounting head 43 is used for correction of the movement position of the right mounting head 43. In other words, the substrate identification camera 43f of the right and left mounting heads 43 captures the dot marks 72 provided at the same arrangement intervals of the same correction substrate 71, and the camera 43f is recognized from the left and right substrates as long as the stage 21 (correction substrate 71) moves in parallel. The positional deviation of the point mark 72 recognized by the captured image should be the same. However, when the stage 21 is moved, there is a slight backlash in the horizontal plane, that is, a state of swaying. In this case, even if the movement error of the stage correction data correction stage 21 acquired by the substrate recognition camera 43f on the left side is used and moved, it is estimated that the mounting tools 43a and 43b of the right mounting head 43 are actually implemented. The accuracy of the installation may not be sufficient. Here, the movement position of the right mounting head 43 is based on the difference between the stage correction data acquired by the substrate recognition camera 43f on the left side and the stage correction data acquired by the substrate identification camera 43f on the right side. Correction. Thereby, even when the stage 21 is shaken, the mounting accuracy of the left and right mounting heads 43 can be ensured.

[實裝工具43a、43b的移動位置誤差(第1的工具補正資料)的取得工程(校正工程(2))]   補正實裝工具43a、43b的XY方向的移動位置誤差的資料(第1工具補正資料),與載台21的校正一樣,使用校正基板71取得。因此,與上述校正工程(1)連續進行即可。該補正資料的取得,在使載台21例如停止在原點位置的狀態,將位於在以實裝線為中央的Y方向有預定寬度的區域(圖7以虛線的斜線表示區域,以下稱為「補正資料取得區域Dt」。)內的位置點標記72的位置,在使左右實裝頭43具備的基板辨識攝影機43f個別移動的同時進行辨識。各個實裝頭43的基板辨識攝影機43f,關於X方向以實裝頭43的X方向的可移動範圍的全域,關於Y方向以設定的預定寬度的範圍內進行補正資料取得區域Dt內的點標記72的攝像。[Acquisition of the movement position error (the first tool correction data) of the mounting tools 43a and 43b (correction project (2))] Correction of the movement position error in the XY direction of the mounting tools 43a and 43b (the first tool) The correction data is obtained using the correction substrate 71 in the same manner as the calibration of the stage 21. Therefore, it is sufficient to continuously perform the above-described correction project (1). In the state in which the stage 21 is stopped at the origin position, the correction data is located in a region having a predetermined width in the Y direction centering on the mounting line (the area indicated by a broken line in FIG. 7 is hereinafter referred to as " The position of the position point mark 72 in the correction data acquisition area Dt") is recognized while the substrate recognition camera 43f provided in the left and right mounting heads 43 is individually moved. The substrate identification camera 43f of each of the mounting heads 43 corrects the dot mark in the data acquisition region Dt with respect to the Y direction within a predetermined predetermined width in the X direction with respect to the entire range of the movable range of the mounting head 43 in the X direction. 72 cameras.

具體來說,首先使左側的實裝頭43的基板辨識攝影機43f,移動至左側的實裝頭43的X方向的可移動範圍的左端,即補正資料取得區域Dt的後方側,使在該位置的點標記72位於基板辨識攝影機43f的攝像視野V的中心。在該狀態下,檢出動作藉由作業者按下(觸碰)顯示於觸控面板的檢出動作的開始按鍵而開始。Specifically, first, the substrate recognition camera 43f of the left mounting head 43 is moved to the left end of the movable range in the X direction of the left mounting head 43, that is, the rear side of the correction data acquisition region Dt, at which position The dot mark 72 is located at the center of the imaging field of view V of the substrate recognition camera 43f. In this state, the detection operation is started by the operator pressing (touching) the start button of the detection operation displayed on the touch panel.

檢出動作開始後,基板辨識攝影機43f朝向X方向的右側以點標記72的配置間隔開始間距移動,在X方向於可移動的範圍內,向前方折返同時依序攝像補正資料取得區域Dt內的點標記72。接著,基板辨識攝影機43f與上述載台補正資料的取得一樣辨識點標記72的位置,取得作為補正實裝工具43a、43b的移動位置的補正資料的第1工具補正資料並記憶至記憶部51。也在右側的實裝頭43的基板辨識攝影機43f進行一樣的動作,取得右側的實裝頭43的實裝工具43a、43b的第1工具補正資料並記憶至記憶部51。此外,補正資料取得區域Dt的預定的寬度,雖可以因應實裝於支持基板W的電子部件的大小進行適宜設定,但概略在30mm~100mm的範圍內設定即可。又,為電子部件1個分的寬度也可以。After the start of the detection operation, the substrate recognition camera 43f starts the pitch movement at the arrangement interval of the dot marks 72 on the right side in the X direction, and folds back in the X direction in the movable range while sequentially capturing the correction data acquisition region Dt. Point marker 72. Then, the substrate identification camera 43f recognizes the position of the dot mark 72 in the same manner as the acquisition of the stage correction data, and acquires the first tool correction data as the correction data for correcting the movement position of the mounting tools 43a and 43b, and stores the data in the memory unit 51. The substrate recognition camera 43f of the mounting head 43 on the right side performs the same operation, and acquires the first tool correction data of the mounting tools 43a and 43b of the right mounting head 43 and stores them in the memory unit 51. In addition, the predetermined width of the correction data acquisition area Dt may be appropriately set in accordance with the size of the electronic component mounted on the support substrate W, but it may be set in a range of 30 mm to 100 mm. Moreover, the width of one part of the electronic component may be sufficient.

上述載台補正資料與工具補正資料的取得工程,基本上在使實裝裝置1運轉時實施,基於該測定結果來控制載台21及實裝頭43的移動即可。但是,在載台21及實裝頭43,有組入補助半導體晶片t的實裝的加熱器等的情形。在該情況下,會有裝置各部的溫度上升而因熱膨脹造成機械精度降低的情形。又,隨著實裝裝置1的半導體晶片t的實裝工程的進行,因使實裝頭43移動的移動裝置的馬達等的發熱,也會有裝置各部的機械精度降低情形發生。考慮到這種因溫度上升造成的移動誤差,不限於裝置運轉時的1次,定期實施也可以。The acquisition of the stage correction data and the tool correction data is basically performed when the mounting device 1 is operated, and the movement of the stage 21 and the mounting head 43 may be controlled based on the measurement result. However, in the stage 21 and the mounting head 43, there is a case where a heater or the like that supports the mounting of the semiconductor wafer t is incorporated. In this case, there is a case where the temperature of each part of the apparatus rises and the mechanical precision is lowered due to thermal expansion. In addition, as the mounting work of the semiconductor wafer t of the mounting device 1 progresses, the motor of the moving device that moves the mounting head 43 generates heat, and the mechanical accuracy of each part of the device may decrease. In consideration of such a movement error due to an increase in temperature, it is not limited to one time during the operation of the device, and may be performed periodically.

(實裝工具43a、43b的移動位置的補正)   說明關於使左右實裝頭43移動時的移動位置的補正。首先,在使左側的實裝頭43移動至實裝線上的實裝位置時,以實裝工具43a、43b的移動位置誤差的取得工程求出的第1工具補正資料之中,參照利用左側實裝頭43具備的基板辨識攝影機43f取得到的工具補正資料,補正實裝工具43a、43b的移動位置。控制部50,在使保持於實裝工具43a、43b的半導體晶片t位於實裝線上的實裝區域的行之中,為了在預定的實裝區域實裝而控制實裝頭43的X方向移動裝置42a及Y方向移動裝置41a。此時,控制部50參照記憶於記憶部51的該實裝區域的位置資訊(XY座標)與上述第1工具補正資料,算出以半導體晶片t的中心一致於該實裝區域的中心的方式來定位所需要的補正值。接著,將使半導體晶片t實裝於實裝區域時的實裝工具43a、43b的移動位置,僅以算出的補正值的分進行補正。(Revision of the movement position of the mounting tools 43a and 43b) The correction of the movement position when the left and right mounting heads 43 are moved will be described. First, when the mounting head 43 on the left side is moved to the mounting position on the mounting line, the first tool correction data obtained by the acquisition of the movement position error of the mounting tools 43a and 43b is referred to the left side. The tool correction information acquired by the substrate recognition camera 43f included in the head 43 corrects the movement position of the mounting tools 43a and 43b. The control unit 50 controls the movement of the mounting head 43 in the X direction in order to mount the semiconductor wafer t held on the mounting tools 43a and 43b in the mounting area of the mounting line in order to be mounted in a predetermined mounting area. The device 42a and the Y-direction moving device 41a. At this time, the control unit 50 refers to the position information (XY coordinates) stored in the mounting area of the storage unit 51 and the first tool correction data, and calculates that the center of the semiconductor wafer t coincides with the center of the mounting area. The correction value required for positioning. Next, the movement position of the mounting tools 43a and 43b when the semiconductor wafer t is mounted on the mounting area is corrected only by the calculated correction value.

又,右側的實裝頭43的情形也與左側的實裝頭43一樣,參照利用右側實裝頭43具備的基板辨識攝影機43f取得到的第1工具補正資料,補正實裝工具43a、43b的移動位置。此外,在本實施形態中,於各實裝頭43,2個實裝工具43a、43b與基板辨識攝影機43f的相對位置關係,藉由夾具等在一定的精度內組裝較佳。藉此,能夠更加提升半導體晶片t等的定位精度。In the same manner as the mounting head 43 on the left side, the first tool correction data acquired by the substrate recognition camera 43f provided in the right mounting head 43 is corrected, and the mounting tools 43a and 43b are corrected. move Place. Further, in the present embodiment, the relative positional relationship between the two mounting tools 43a and 43b and the substrate recognition camera 43f in each of the mounting heads 43 is preferably assembled by a jig or the like with a certain precision. Thereby, the positioning accuracy of the semiconductor wafer t or the like can be further improved.

[實裝工具43a、43b的移動位置誤差(第2的工具補正資料)的取得工程(校正工程(3))]   補正實裝工具43a、43b的Z方向的移動位置誤差的資料(第2工具補正資料),在校正工程(1)、(2)之後,在適用載台補正資料及第1工具補正資料的狀態下,對支持基板W或試驗用的支持基板Ws,在實裝線上以預定的間距實裝半導體晶片t或試驗用的晶片ts,藉由測定相對於實裝的晶片的目標位置的位置偏差而取得。[Acquisition of the movement position error (the second tool correction data) of the mounting tools 43a and 43b (correction project (3))] Correction of the movement position error of the mounting tools 43a and 43b in the Z direction (the second tool) In the correction data (1) and (2), the support substrate W or the test support substrate Ws is placed on the mounting line in a state where the stage correction data and the first tool correction data are applied. The pitch-mounted semiconductor wafer t or the test wafer ts is obtained by measuring the positional deviation with respect to the target position of the mounted wafer.

具體來說,在載台21上載置試驗用的支持基板Ws。試驗用的支持基板Ws,雖也可以是用於製造的支持基板W,但因若至少在實裝線上能夠確保實裝區域即可,與如圖7所示的補正資料取得區域Dt同程度的大小的基板也可以。若在載台21載置支持基板Ws的話,以與後述的半導體晶片t的移載工程及半導體晶片t的實裝工程同樣的動作,作為補正資料取得用沿著實裝線預先設定的實裝間隔,例如以1mm間隔,將試驗用的晶片ts藉由黏著膠來實裝。黏著膠預先貼附於支持基板Ws即可。該實裝以全域辨識方式進行。Specifically, the test support substrate Ws is placed on the stage 21 . The support substrate Ws for the test may be the support substrate W for manufacturing. However, the mounting area can be secured at least on the mounting line, and the same as the correction data acquisition area Dt shown in FIG. A size substrate is also available. When the support substrate Ws is placed on the stage 21, the same operation as the mounting process of the semiconductor wafer t and the mounting process of the semiconductor wafer t, which is described later, is used as the correction data to be set in advance along the mounting line. For example, the test wafer ts is mounted by an adhesive at intervals of 1 mm. The adhesive is attached to the support substrate Ws in advance. The implementation is performed in a globally recognized manner.

試驗用的晶片ts的實裝結束的話,將支持基板Ws從載台21卸下,以未圖示的檢查裝置測定相對於各晶片ts的目標位置的實裝位置偏差。將以此方式取得到的,表示實裝線上的目標位置與相對於該目標位置的實裝位置偏差間的關係的相關資料,作為第2工具補正資料記憶於記憶部51。將該動作在左右實裝頭43的各實裝工具43a、43b個別進行,在每個實裝工具43a、43b取得第2工具補正資料。When the mounting of the test wafer ts is completed, the support substrate Ws is detached from the stage 21, and the mounting position deviation with respect to the target position of each wafer ts is measured by an inspection apparatus (not shown). The data relating to the relationship between the target position on the mounting line and the mounting position deviation with respect to the target position obtained in this manner is stored in the storage unit 51 as the second tool correction data. This operation is performed individually for each of the mounting tools 43a and 43b of the right and left mounting heads 43, and the second tool correction data is acquired for each of the mounting tools 43a and 43b.

此外,設定的實裝間隔比晶片t的X方向尺寸還小時,例如實裝間隔為1mm,晶片ts的尺寸為4×4mm時,無法在實裝線上將晶片ts連續配置。在這種情形中,使支持基板Ws的位置在Y方向偏移,同時分為複數次將晶片ts沿著實裝線實裝即可。亦即,首先以比4mm還大的間隔將晶片ts沿著實裝線實裝。之後,使支持基板Ws的位置在Y方向以比4mm還大的距離移動。在該位置,相對於前次在X方向以每1mm的位置偏移,將晶片ts沿著實裝線實裝。重複該動作直到實裝間隔被填補完為止。Further, the set mounting interval is smaller than the X-direction dimension of the wafer t, for example, the mounting interval is 1 mm, and when the size of the wafer ts is 4 × 4 mm, the wafer ts cannot be continuously arranged on the mounting line. In this case, the position of the support substrate Ws is shifted in the Y direction, and the wafer ts may be mounted along the mounting line in plural times. That is, the wafer ts is first mounted along the mounting line at an interval greater than 4 mm. Thereafter, the position of the support substrate Ws is moved in the Y direction by a distance larger than 4 mm. At this position, the wafer ts is mounted along the mounting line with respect to the previous position shifted by 1 mm in the X direction. This action is repeated until the mounting interval is filled.

又,對於附有區域標記的試驗用的支持基板Ws以全域辨識方式實裝試驗用的晶片ts,利用基板辨識攝影機43f,辨識相對於實裝的晶片ts的實裝位置的位置偏差也可以。In addition, the test wafer Ws for the test with the region mark is mounted on the wafer ts for the test in the global identification method, and the substrate identification camera 43f may be used to identify the positional deviation with respect to the mounting position of the mounted wafer ts.

(實裝工具43a、43b的移動位置的補正)   說明關於實裝工具43a、43b的移動位置的補正。使各實裝工具43a、43b在實裝線上的實裝區域移動時,參照表示記憶於記憶部51的第2工具補正資料即實裝線上的目標位置與相對於該目標位置的實裝位置偏差之間的關係的相關資料,從對應該實裝區域的實裝位置偏差之值算出補正值。接著,僅以算出使實裝工具43a、43b移動至實裝區域時的實裝頭43的移動位置的補正值的分進行補正。此外,在第2工具補正資料之中,不存在一致於實裝區域的位置的目標位置時,將例如在實裝區域的位置鄰接的2個目標位置的實裝位置偏差,藉由一次式或多項式進行內插,算出對應實裝區域的位置的實裝位置偏差的補正值也可以。(Revision of the movement position of the mounting tools 43a and 43b) The correction of the movement position of the mounting tools 43a and 43b will be described. When the mounting tools 43a and 43b are moved on the mounting area of the mounting line, the target position on the mounting line, which is the second tool correction data stored in the memory unit 51, and the mounting position deviation from the target position are referred to. The relevant information of the relationship is calculated from the value of the deviation of the mounting position of the mounting area. Next, only the correction of the correction value of the movement position of the mounting head 43 when the mounting tools 43a and 43b are moved to the mounting area is calculated. Further, in the second tool correction data, when there is no target position that coincides with the position of the mounting area, for example, the mounting position of the two target positions adjacent to the position of the mounting area is deviated by one-time or The polynomial is interpolated, and the correction value of the mounting position deviation corresponding to the position of the mounting area may be calculated.

[電子元件的實裝工程]   上述校正工程(1)~(3)之後,實施半導體晶片t等的電子部件的向支持基板W的實裝工程。[Installation of Electronic Components] After the above-described correction works (1) to (3), the mounting work of the electronic components such as the semiconductor wafer t to the support substrate W is performed.

(1)晶圓環11的搬入工程   首先,從未圖示的收納部將未使用的晶圓環11搬入晶圓環支架12,將晶圓環11固定至晶圓環支架12上。此時,如圖8所示,使設於左側的移載部30A的晶圓環保持裝置32的支持臂32a向圖示右方向移動,使夾持部32b向晶圓環11的保持位置移動。以該狀態,移動至2點鏈線所示的位置,把持收納部內的晶圓環11的後端部,使其移動至以實線所示的位置,藉此從收納部將晶圓環11拉出,使晶圓環11移動至晶圓環支架12上。若使晶圓環11位於晶圓環支架12上的話,解除夾盤部32b進行的晶圓環11的把持,使支持臂32a向圖示左方向移動而使夾持部32b向待機位置移動。位於晶圓環支架12上的晶圓環11,藉由部件供應部10具備的未圖示的伸展機構,將樹脂片S以拉伸的狀態保持。(1) Loading of the wafer ring 11 First, the unused wafer ring 11 is carried into the wafer ring holder 12 from a housing portion (not shown), and the wafer ring 11 is fixed to the wafer ring holder 12. At this time, as shown in FIG. 8, the support arm 32a of the wafer ring holding device 32 provided in the transfer unit 30A on the left side is moved in the right direction of the drawing, and the holding portion 32b is moved to the holding position of the wafer ring 11. . In this state, the position shown by the two-dot chain line is moved, and the rear end portion of the wafer ring 11 in the accommodating portion is moved to a position indicated by a solid line, whereby the wafer ring 11 is taken from the accommodating portion. Pulling out causes the wafer ring 11 to move onto the wafer ring holder 12. When the wafer ring 11 is placed on the wafer ring holder 12, the holding of the wafer ring 11 by the chuck portion 32b is released, and the support arm 32a is moved in the left direction of the drawing to move the holding portion 32b to the standby position. The wafer ring 11 on the wafer ring holder 12 is held in a stretched state by a stretching mechanism (not shown) provided in the component supply unit 10.

(2)支持基板W的設定工程 (2-1:支持基板W的供應)   藉由未圖示的搬送機器人保持的支持基板W被供應至載台21。未圖示的搬送機器人具備載置支持基板W並保持的搬送臂,讓支持基板W從實裝裝置1的左側通過左側的實裝部40A的支持框架41的門之下的空間搬入載台21上。將支持基板W供應至載台21上後,搬送臂從實裝裝置1上退避。支持基板W的供應工程與晶圓環11的搬入工程(1)並行地進行也可以,個別進行也可以。(2) Setting work of the support substrate W (2-1: supply of the support substrate W) The support substrate W held by the transfer robot (not shown) is supplied to the stage 21. The transport robot (not shown) includes a transport arm on which the support substrate W is placed and held, and the support substrate W is carried into the stage 21 from the left side of the mounting device 1 through the space below the door of the support frame 41 of the mounting unit 40A on the left side. . After the support substrate W is supplied onto the stage 21, the transfer arm is retracted from the mounting device 1. The supply process of the support substrate W may be performed in parallel with the carry-in process (1) of the wafer ring 11 or may be performed individually.

(2-2:全域標記的檢出)   檢出載置於載台21上的支持基板W的全域標記,辨識支持基板W的位置。例如如圖9所示,支持基板W的4角部之中,將設於3個角部的全域標記A、B、C,依序利用左右的實裝頭43具備的基板辨識攝影機43進行攝像。具體來說,以位於支持基板W的左後方(圖9為左上)的全域標記A位在左側的實裝頭43的基板辨識攝影機43f的正下方的方式,使左側的實裝頭43與載台21相對移動,攝像全域標記A。接著,以位於支持基板W的右後方(圖9為右上)的全域標記B位在右側的實裝頭43的基板辨識攝影機43f的正下方的方式,使右側的實裝頭43與載台21相對移動,攝像全域標記B。最後,以位於支持基板W的右前方(圖9為右下)的全域標記C位在右側的實裝頭43的基板辨識攝影機43f的正下方的方式,使右側的實裝頭43與載台21相對移動,攝像全域標記C。基於攝像到的攝像影像檢出3個全域標記A、B、C的位置,基於檢出的3個全域標記A、B、C的位置求出支持基板W的XY方向的位置偏差與θ方向(水平旋轉方向)的位置偏差。支持基板W的位置偏差可以由各種公知的方法求出,並不特別限於該方法。(2-2: Detection of global mark) The global mark of the support substrate W placed on the stage 21 is detected, and the position of the support substrate W is recognized. For example, as shown in FIG. 9 , among the four corners of the support substrate W, the global marks A, B, and C provided at the three corners are sequentially imaged by the substrate recognition camera 43 provided in the left and right mounting heads 43. . Specifically, the left-hand mounting head 43 is loaded so that the global mark A located on the left rear side (upper left in FIG. 9) of the support substrate W is directly below the substrate recognition camera 43f of the mounting head 43 on the left side. The stage 21 is relatively moved, and the camera is marked with the entire area A. Next, the right mounting head 43 and the stage 21 are placed so that the global mark B located at the right rear side of the support substrate W (upper right in FIG. 9) is located immediately below the substrate identification camera 43f of the mounting head 43 on the right side. Relative movement, camera global mark B. Finally, the right mounting head 43 and the stage are placed such that the global mark C located on the right front side (lower right in FIG. 9) of the support substrate W is directly below the substrate recognition camera 43f of the mounting head 43 on the right side. 21 relative movement, camera global mark C. The position of the three global marks A, B, and C is detected based on the captured image, and the positional deviation and the θ direction of the support substrate W in the XY direction are obtained based on the positions of the three global marks A, B, and C detected ( Positional deviation of the horizontal rotation direction). The positional deviation of the support substrate W can be obtained by various known methods, and is not particularly limited to this method.

以下記載位置偏差的檢出方法的一例。在圖9中,實線表示實際載置於載台21上的支持基板W。二點鏈線表示在載台21上以無位置偏差的方式被載置的狀態的支持基板W。以二點鏈線記載的支持基板W為理想的狀態,此時的支持基板W的中心與載台21的中心位置O(x0,y0)一致。An example of the detection method of the positional deviation will be described below. In FIG. 9, the solid line indicates the support substrate W actually placed on the stage 21. The two-dot chain line indicates the support substrate W in a state in which the stage 21 is placed without positional deviation. The support substrate W described by the two-dot chain line is in an ideal state, and the center of the support substrate W at this time coincides with the center position O (x0, y0) of the stage 21.

首先,將設於支持基板W的3個全域標記A、B、C的位置利用公知的影像辨識技術檢出,從連結全域標記A、B的線分AB相對於X方向的傾斜θ1與連結全域標記B、C的線分BC相對於Y方向的傾斜θ2的平均值求出支持基板W的傾斜θ(=(θ1+θ2)/2)。接著,將載台21的中心位置O作為旋轉中心而以傾斜θ消失的方式使支持基板W假想地旋轉。該狀態在圖9以虛線表示。求出此時的位於對角的全域標記A、C的中點M1(x1,y1)的移動量(Δx1,Δy1)。將求出的移動量(Δx1,Δy1)和移動後的中點M2(x2,y2)與座標O間的差(Δx2,Δy2)的合計的值(Δx1+Δx2,Δy1+Δy2)作為支持基板W的XY方向的位置偏差求出。First, the positions of the three global marks A, B, and C provided on the support substrate W are detected by a known image recognition technique, and the inclination θ1 from the line direction AB connecting the global marks A and B with respect to the X direction and the connected whole domain are detected. The average value of the inclination θ2 of the line division BC of the marks B and C with respect to the Y direction is the inclination θ (=(θ1 + θ2)/2) of the support substrate W. Next, the support substrate W is imaginarily rotated such that the center position O of the stage 21 is the center of rotation and the inclination θ disappears. This state is indicated by a broken line in FIG. The amount of movement (Δx1, Δy1) of the midpoint M1 (x1, y1) of the diagonally located global markers A and C at this time is obtained. The total value (Δx1 + Δx2, Δy1 + Δy2) of the obtained movement amount (Δx1, Δy1) and the difference (Δx2, Δy2) between the moving midpoint M2 (x2, y2) and the coordinate O is used as a supporting substrate. The positional deviation of W in the XY direction is obtained.

若算出載台21上的支持基板W的位置偏差的話,補正該位置偏差,同時使在支持基板W上最初實裝半導體晶片t的實裝區域的行位於實裝線上的方式使載台21移動。具體來說,使載台21移動至圖10所示的實線的位置,使位於支持基板W的最後方的實裝區域的行位在實裝線上。此外,在圖10中,為了方便將實裝線以一點鏈線表示。此時,用以使各實裝區域的行位於實裝線上的載台21的移動,基於補正由全域標記A、B、C的辨識取得到的支持基板W的位置偏差的資料、及記憶於記憶部51的載台補正資料進行補正。如同本實施形態,當載台21的XY移動機構22不具有θ載台(θ移動機構)時,支持基板W的傾斜藉由實裝頭43具備的θ調整機構,調整實裝的半導體晶片t的傾斜,藉此進行補正。When the positional deviation of the support substrate W on the stage 21 is calculated, the positional deviation is corrected, and the stage 21 is moved such that the row of the mounting area on which the semiconductor wafer t is first mounted on the support substrate W is placed on the mounting line. . Specifically, the stage 21 is moved to the position of the solid line shown in FIG. 10, and the row position of the last mounting region of the support substrate W is placed on the mounting line. Further, in Fig. 10, the mounting line is indicated by a dotted line for convenience. At this time, the movement of the stage 21 for arranging the rows of the respective mounting areas on the mounting line is based on the correction of the positional deviation of the support substrate W obtained by the identification of the global marks A, B, and C, and The stage correction data of the memory unit 51 is corrected. In the present embodiment, when the XY moving mechanism 22 of the stage 21 does not have the θ stage (θ moving mechanism), the tilt of the support substrate W is adjusted by the θ adjusting mechanism provided in the mounting head 43 to adjust the mounted semiconductor wafer t The tilt is used to correct it.

(3)半導體晶片t的移載工程 (3-1:半導體晶片t的位置檢出)   晶圓環11保持於晶圓環支架12後,使在晶圓環11上最初被取出的半導體晶片t位於取出位置。取出位置設定在圖10所示的狀態的晶圓環支架12的中央。將晶圓環11上的半導體晶片t取出的順序,被預先記憶於記憶部51,控制部50依照該順序控制晶圓環支架12的移動。因此,取出最初的半導體晶片t後,晶圓環支架12依照記憶於記憶部51的順序使晶圓環11間距移動。(3) Transfer process of semiconductor wafer t (3-1: position detection of semiconductor wafer t) After the wafer ring 11 is held by the wafer ring holder 12, the semiconductor wafer which is initially taken out on the wafer ring 11 is t Located at the removal location. The take-out position is set at the center of the wafer ring holder 12 in the state shown in FIG. The order in which the semiconductor wafer t on the wafer ring 11 is taken out is previously stored in the memory unit 51, and the control unit 50 controls the movement of the wafer ring holder 12 in this order. Therefore, after the first semiconductor wafer t is taken out, the wafer ring holder 12 moves the wafer ring 11 in accordance with the order of the memory unit 51.

最初的半導體晶片t位於取出位置後,為了使該半導體晶片t、及與該半導體晶片t在X方向鄰接的下個取出的半導體晶片t,攝入左側的移載部30A的晶圓辨識攝影機38的攝像視野,而使Y方向移動區塊34與X方向移動體36移動。亦即,晶圓辨識攝影機38具備將保持於晶圓環11上的鄰接的2個半導體晶片t同時攝入的大小的攝像視野。設於該等半導體晶片t的一對角部的2個對準標記由晶圓辨識攝影機38進行攝像。基於攝像到的每個半導體晶片t的2個對準標記的位置,分別檢出各半導體晶片t的位置。最初取出的半導體晶片t的位置相對於取出位置發生偏差時,以補正該位置的方式使晶圓環支架12移動。After the first semiconductor wafer t is located at the take-out position, the wafer identification camera 38 that takes up the transfer unit 30A on the left side in order to make the semiconductor wafer t and the next semiconductor wafer t taken out in the X direction with the semiconductor wafer t The Y-direction moving block 34 and the X-direction moving body 36 are moved. In other words, the wafer identification camera 38 has an imaging field of view of a size in which two adjacent semiconductor wafers t held on the wafer ring 11 are simultaneously taken. The two alignment marks provided at the pair of corner portions of the semiconductor wafer t are imaged by the wafer identification camera 38. The position of each semiconductor wafer t is detected based on the positions of the two alignment marks of each semiconductor wafer t that are imaged. When the position of the semiconductor wafer t taken out first differs from the take-out position, the wafer ring holder 12 is moved to correct the position.

此外,位於取出位置的半導體晶片t的位置偏差的檢出並沒有特別的限定,可以依照各種公知的方法實施。例如,從設於半導體晶片t上的對角位置的2個對準標記的攝像影像,利用公知的影像辨識技術檢出各對準標記的位置。從求出的標記的位置求出連結2個標記的線分的傾斜,比較該傾斜與連結預先記憶於記憶部51的無位置偏差的半導體晶片t中的連結標記間的線分的傾斜,將其差作為半導體晶片t的傾斜偏差檢出。又,將實際的對準標記間的中點位置與記憶於記憶部51的無位置偏差的半導體晶片t的對準標記間的中點的位置間的差作為半導體晶片t的XY方向的位置偏差求出。Further, the detection of the positional deviation of the semiconductor wafer t located at the take-out position is not particularly limited, and can be carried out in accordance with various known methods. For example, the position of each alignment mark is detected by a known image recognition technique from an image of two alignment marks provided at diagonal positions on the semiconductor wafer t. The inclination of the line connecting the two marks is obtained from the position of the obtained mark, and the inclination of the line between the connection marks in the semiconductor wafer t in which the positional deviation of the memory unit 51 is stored in advance is compared. The difference is detected as the tilt deviation of the semiconductor wafer t. Further, the difference between the position of the midpoint between the actual alignment marks and the position of the midpoint between the alignment marks of the semiconductor wafer t which is stored in the memory portion 51 without the positional deviation is taken as the positional deviation of the semiconductor wafer t in the XY direction. Find out.

(3-2:半導體晶片t的取出)   辨識2個半導體晶片t的位置偏差後,將左側的移載頭37的左吸附噴嘴37a移動至位於取出位置的半導體晶片t的正上方。接著,使Z方向移動裝置37c驅動並使吸附噴嘴37a下降,使吸附噴嘴37a的吸附面抵接至半導體晶片t的上面(電極形成面)。吸附噴嘴37a抵接至半導體晶片t後,使半導體晶片t吸附保持至吸附噴嘴37a。在吸附噴嘴37a使吸附力作用的時機,在吸附噴嘴37a抵接至半導體晶片t前、抵接的同時、或抵接後,只要設定成適宜的時點都可以。(3-2: Extraction of Semiconductor Wafer t) After recognizing the positional deviation of the two semiconductor wafers t, the left adsorption nozzle 37a of the left transfer head 37 is moved right above the semiconductor wafer t located at the take-out position. Then, the Z-direction moving device 37c is driven to lower the adsorption nozzle 37a, and the adsorption surface of the adsorption nozzle 37a is brought into contact with the upper surface (electrode forming surface) of the semiconductor wafer t. After the adsorption nozzle 37a abuts on the semiconductor wafer t, the semiconductor wafer t is adsorbed and held to the adsorption nozzle 37a. The timing at which the adsorption force is applied to the adsorption nozzle 37a may be set to an appropriate timing before or after the adsorption nozzle 37a comes into contact with the semiconductor wafer t.

左吸附噴嘴37a吸附保持至半導體晶片t後,使吸附噴嘴37a上升至原來的高度。此時,一致於吸附噴嘴37a的上升而使未圖示的頂起機構作動,補助從樹脂片S的半導體晶片t剝離。吸附保持半導體晶片t的左吸附噴嘴37a上升至原來的高度後、或與該上升並行,在使下個半導體晶片t位於取出位置的同時,使右吸附噴嘴37b位於取出位置的正上方。在右吸附噴嘴37b也與左吸附噴嘴37a同樣進行半導體晶片t的取出。After the left adsorption nozzle 37a is adsorbed and held to the semiconductor wafer t, the adsorption nozzle 37a is raised to the original height. At this time, the lifting mechanism (not shown) is actuated in accordance with the rise of the adsorption nozzle 37a, and the semiconductor wafer t from the resin sheet S is assisted to be peeled off. After the left adsorption nozzle 37a of the semiconductor wafer t is adsorbed and held up to the original height or in parallel with the rise, the right adsorption nozzle 37b is positioned directly above the removal position while the next semiconductor wafer t is positioned at the removal position. The semiconductor wafer t is taken out in the same manner as the left adsorption nozzle 37a in the right adsorption nozzle 37b.

左側的移載頭37的左右吸附噴嘴37a、37b分別將半導體晶片t吸附保持後,藉由Y方向移動區塊34與X方向移動體36的移動,左側的移載頭37的左右吸附噴嘴37a、37b如圖10所示,位於中間載台31的載置部31a、31b上。以該狀態,使左右吸附噴嘴37a、37b下降,在載置部31a、31b上載置保持於左右吸附噴嘴37a、37b的半導體晶片t。After the left and right adsorption nozzles 37a and 37b of the transfer head 37 on the left side respectively adsorb and hold the semiconductor wafer t, the left and right adsorption nozzles 37a of the left transfer head 37 are moved by the movement of the Y-direction moving block 34 and the X-direction moving body 36. As shown in FIG. 10, 37b is located on the mounting portions 31a and 31b of the intermediate stage 31. In this state, the left and right adsorption nozzles 37a and 37b are lowered, and the semiconductor wafer t held by the left and right adsorption nozzles 37a and 37b is placed on the placement portions 31a and 31b.

此外,在上述取出工程中,有應取出至位於取出位置的半導體晶片t的旁邊的半導體晶片t不存在的情形,也就是有位於取出位置的半導體晶片t為該半導體晶片t的所屬的行的終端的半導體晶片t的情形。在該情形中,位於次行的前頭的半導體晶片t成為應接著取出的半導體晶片t。該半導體晶片t位於能夠攝入晶圓辨識攝影機38的攝像視野的範圍時,同時攝像2個半導體晶片t。另一方面,不位於能夠攝入攝像視野的範圍時,個別攝像2個半導體晶片t。個別攝像時,下個(第2個)半導體晶片t的攝像,可以在進行位於取出位置的第1個半導體晶片t的取出之前進行,也可以在取出第1個半導體晶片t後進行。Further, in the above-described take-out process, there is a case where the semiconductor wafer t to be taken out to the side of the semiconductor wafer t located at the take-out position does not exist, that is, the semiconductor wafer t located at the take-out position is the line of the semiconductor wafer t. The case of the semiconductor wafer t of the terminal. In this case, the semiconductor wafer t located at the head of the next row becomes the semiconductor wafer t to be taken out next. When the semiconductor wafer t is in a range in which the imaging field of view of the wafer recognition camera 38 can be taken in, two semiconductor wafers t are simultaneously imaged. On the other hand, when not in the range in which the imaging field of view can be taken in, two semiconductor wafers t are individually imaged. In the case of individual imaging, the imaging of the next (second) semiconductor wafer t may be performed before the removal of the first semiconductor wafer t located at the take-out position, or after the removal of the first semiconductor wafer t.

(3-3:半導體晶片t的收授)   在中間載台31的載置部31a、31b上載置半導體晶片t後,左側的實裝部40A的實裝頭43向中間載台31移動,如圖11所示,使左右實裝工具43a、43b位於載置部31a、31b的上方位置。左右實裝工具43a、43b位於載置部31a、31b上後,驅動Z方向移動裝置43c、43d使實裝工具43a、43b下降,使實裝工具43a、43b分別抵接至半導體晶片t。實裝工具43a、43b抵接至半導體晶片t後,使半導體晶片t吸附保持至實裝工具43a、43b。該吸附保持的時機,在實裝工具43a、43b抵接至半導體晶片t前、抵接的同時、或抵接後,設定成適宜的時點都可以。實裝工具43a、43b將半導體晶片t吸附保持後,藉由Z方向移動裝置43c、43d使實裝工具43a、43b上升至原來的高度。藉此,同時以實裝工具43a、43b接收2個半導體晶片t。(3-3: Receiving of the semiconductor wafer t) After the semiconductor wafer t is placed on the mounting portions 31a and 31b of the intermediate stage 31, the mounting head 43 of the mounting portion 40A on the left side moves toward the intermediate stage 31, as As shown in Fig. 11, the left and right mounting tools 43a and 43b are positioned above the placing portions 31a and 31b. After the left and right mounting tools 43a and 43b are placed on the placing portions 31a and 31b, the Z-direction moving devices 43c and 43d are driven to lower the mounting tools 43a and 43b, and the mounting tools 43a and 43b are respectively brought into contact with the semiconductor wafer t. After the mounting tools 43a and 43b are in contact with the semiconductor wafer t, the semiconductor wafer t is adsorbed and held to the mounting tools 43a and 43b. The timing of the adsorption holding may be set to an appropriate timing before the mounting tools 43a and 43b are brought into contact with the semiconductor wafer t, abutting, or after abutting. After the mounting tools 43a and 43b adsorb and hold the semiconductor wafer t, the mounting tools 43a and 43b are raised to the original height by the Z-direction moving devices 43c and 43d. Thereby, the two semiconductor wafers t are simultaneously received by the mounting tools 43a and 43b.

其中,與上述半導體晶片t的收授並行,進行右側的移載部30B所進行的,工程(3)的(3-1)及(3-2)。此時,關於右側的移載頭37也一樣,從外側的吸附噴嘴37a(因為與左側的移載頭37為左右反轉,為右側的吸附噴嘴37a)以內側的吸附噴嘴37b的順序進行半導體晶片t的取出。此外,移載部30從部件供應部10將半導體晶片t取出的取出位置,為單一位置。因此,左側的移載部30A進行的半導體晶片t的取出、與右側的移載部30B進行的半導體晶片t的取出會交互執行。In addition, in parallel with the reception of the semiconductor wafer t, (3-1) and (3-2) of the process (3) performed by the transfer unit 30B on the right side are performed. In this case, the transfer head 37 on the right side is also the same, and the semiconductor is performed in the order of the adsorption nozzles 37b on the inner side from the adsorption nozzles 37a on the outer side (the suction nozzles 37a on the right side are reversed from the transfer head 37 on the left side). The removal of the wafer t. Further, the removal position at which the transfer unit 30 takes out the semiconductor wafer t from the component supply unit 10 is a single position. Therefore, the extraction of the semiconductor wafer t by the transfer unit 30A on the left side and the removal of the semiconductor wafer t by the transfer unit 30B on the right side are performed in parallel.

(4)半導體晶片t的實裝工程 (4-1:半導體晶片t的位置檢出及移動)   實裝工具43a、43b接收半導體晶片t後,藉由配置於載置部31a、31b上方的攝像單元44的晶片辨識攝影機44a、44b,攝像吸附保持於實裝工具43a、43b的半導體晶片t。該攝像透過能透視實裝工具43a、43b的構件來進行。基於晶片辨識攝影機44a、44b的攝像影像,檢出吸附保持於實裝工具43a、43b的半導體晶片t的位置。該位置檢出能夠與上述工程(3)的(3-1)一樣用公知的影像辨識技術來實施。基於檢出的半導體晶片t的位置,求出半導體晶片t的位置偏差。(4) Mounting process of the semiconductor wafer t (4-1: Position detection and movement of the semiconductor wafer t) After the mounting tools 43a and 43b receive the semiconductor wafer t, the mounting is performed on the mounting portions 31a and 31b. The wafer identification cameras 44a and 44b of the unit 44 image and hold the semiconductor wafer t held by the mounting tools 43a and 43b. This imaging is performed by a member that can see through the mounting tools 43a, 43b. Based on the captured images of the wafer identification cameras 44a and 44b, the position of the semiconductor wafer t adsorbed and held by the mounting tools 43a and 43b is detected. This position detection can be carried out in the same manner as (3-1) of the above-mentioned item (3) by a known image recognition technique. Based on the position of the detected semiconductor wafer t, the positional deviation of the semiconductor wafer t is obtained.

此外,半導體晶片t的位置檢出在載置部31a、31b上進行也可以。此時,藉由辨識攝影機44a、44b進行半導體晶片t的攝像後,實裝工具43a、43b會吸附保持半導體晶片t。辨識攝影機44a、44b進行的半導體晶片t的攝像結束後,如圖12所示,實裝工具43a、43b朝向沿著X方向的位於實裝線上的支持基板W的實裝區域的行之上移動。Further, the position detection of the semiconductor wafer t may be performed on the placing portions 31a and 31b. At this time, after the imaging of the semiconductor wafer t by the identification cameras 44a and 44b, the mounting tools 43a and 43b adsorb and hold the semiconductor wafer t. After the imaging of the semiconductor wafer t by the recognition cameras 44a and 44b is completed, as shown in FIG. 12, the mounting tools 43a and 43b are moved toward the row of the mounting area of the support substrate W on the mounting line along the X direction. .

(4-2:半導體晶片t的實裝)   實裝頭43,在左右實裝工具43a、43b之中,首先在保持於左實裝工具43a的實裝半導體晶片t的實裝區域上,為了定位保持於左實裝工具43a的半導體晶片t而移動。此時,因為保持於左實裝工具43a的半導體晶片t,是最初實裝於支持基板W的半導體晶片t,在位於實裝線上的實裝區域的行之中,移動左實裝工具43a至位於最左側的實裝區域上。(4-2: mounting of the semiconductor wafer t) The mounting head 43 is first held in the mounting area of the mounted semiconductor wafer t held by the left mounting tool 43a among the left and right mounting tools 43a and 43b. The semiconductor wafer t held by the left mounting tool 43a is positioned and moved. At this time, since the semiconductor wafer t held by the left mounting tool 43a is the semiconductor wafer t originally mounted on the support substrate W, the left mounting tool 43a is moved to the row of the mounting area located on the mounting line. Located on the leftmost mounting area.

此時的移動位置,基於記憶於記憶部51的第1及第2工具補正資料、及以(4-1:半導體晶片t的位置檢出及移動)工程算出的半導體晶片t的位置偏差進行補正。又,在(2-2:全域標記的檢出)工程中,檢出支持基板W的傾斜θ時,就該傾斜θ也藉由實裝工具43a進行補正。之後,使實裝工具43a下降並將半導體晶片t實裝至支持基板W的所期望的實裝區域。The movement position at this time is corrected based on the first and second tool correction data stored in the memory unit 51 and the positional deviation of the semiconductor wafer t calculated by (4-1: position detection and movement of the semiconductor wafer t). . Further, when the inclination θ of the support substrate W is detected in the (2-2: detection of the global mark) project, the inclination θ is also corrected by the mounting tool 43a. Thereafter, the mounting tool 43a is lowered and the semiconductor wafer t is mounted to a desired mounting area of the support substrate W.

相對於支持基板W的半導體晶片t的接合,利用預先貼附至支持基板W的表面、或半導體晶片t的下面的黏著片及黏晶薄膜(Die Attach Film:DAF)等的黏著力進行。半導體晶片t的接合,預先在載台21設置加熱器,相對於被加熱的支持基板W將半導體晶片t加壓並實施也可以。加熱器內藏於實裝工具43a也可以。僅將半導體晶片t以預先設定的時間加壓後,解除半導體晶片t的吸附,使實裝工具43a上升至原來的高度。The bonding of the semiconductor wafer t with respect to the support substrate W is performed by an adhesive force which is attached to the surface of the support substrate W or the underside of the semiconductor wafer t and an adhesive film (Die Attach Film: DAF). In the bonding of the semiconductor wafer t, a heater is provided on the stage 21 in advance, and the semiconductor wafer t may be pressurized and implemented with respect to the heated support substrate W. The heater may be housed in the mounting tool 43a. Only after the semiconductor wafer t is pressurized for a predetermined time, the adsorption of the semiconductor wafer t is released, and the mounting tool 43a is raised to the original height.

實裝工具43a進行的實裝結束後,首先在保持於右實裝工具43b的實裝半導體晶片t的實裝區域上,為了定位保持於右實裝工具43b的半導體晶片t,移動實裝頭43。保持於右實裝工具43b的半導體晶片t位於實裝區域上後,藉由與上述左實裝工具43a一樣的動作,對實裝區域實裝半導體晶片t。左右實裝工具43a、43b進行的半導體晶片t的實裝結束後的左側的實裝頭43,向中間載台31移動。After the mounting by the mounting tool 43a is completed, first, in order to fix the semiconductor wafer t held by the right mounting tool 43b on the mounting area of the mounted semiconductor wafer t held in the right mounting tool 43b, the mounting head is moved. 43. After the semiconductor wafer t held by the right mounting tool 43b is placed on the mounting area, the semiconductor wafer t is mounted on the mounting area by the same operation as the left mounting tool 43a. The mounting head 43 on the left side after the mounting of the semiconductor wafer t by the left and right mounting tools 43a and 43b is completed moves to the intermediate stage 31.

其中,與上述半導體晶片t的實裝工程並行,進行左側的移載部30A進行的,工程(3)的(3-1)及(3-2)。因此,在左側的實裝頭43移動至中間載台31的載置部31a、31b上時,接著實裝的半導體晶片t成為載置於載置部31a、31b的狀態。因此,移動至中間載台31上的左側的實裝頭43,馬上從載置部31a、31b上接收半導體晶片t,再執行工程(4)的(4-1)及(4-2)。以後,到相對於支持基板W上的所有實裝區域的半導體晶片t的實裝結束為止重複進行該動作。In the parallel operation of the semiconductor wafer t, (3-1) and (3-2) of the engineering (3) are performed by the transfer unit 30A on the left side. Therefore, when the mounting head 43 on the left side moves to the placing portions 31a and 31b of the intermediate stage 31, the semiconductor wafer t to be mounted next is placed on the mounting portions 31a and 31b. Therefore, the mounting head 43 moved to the left side on the intermediate stage 31 immediately receives the semiconductor wafer t from the mounting portions 31a and 31b, and performs (4-1) and (4-2) of the process (4). Thereafter, this operation is repeated until the mounting of the semiconductor wafer t with respect to all the mounting regions on the support substrate W is completed.

即便在進行左側的實裝頭43的實裝工具43a、43b進行的半導體晶片t的實裝的正中途,在藉由右側的移載部30B對中間載台31的載置部31c、31d的半導體晶片t的移載結束的階段,開始右側的實裝部40B的實裝頭43進行的半導體晶片t的實裝。該動作,與左側的實裝部40A之例說明的上述工程(4)的(4-2)一樣。此外,關於右側的實裝頭43也一樣,從外側(因為與左側的實裝頭43為左右反轉,為右側)的實裝工具43a以內側的實裝工具43b的順序進行半導體晶片t的實裝。關於右側的實裝部40B進行的半導體晶片t的實裝也一樣,與左側的實裝部40A同樣,到相對於支持基板W上的所有實裝區域的半導體晶片t的實裝結束為止重複進行該動作。Even in the middle of the mounting of the semiconductor wafer t by the mounting tools 43a and 43b of the mounting head 43 on the left side, the mounting portions 31c and 31d of the intermediate stage 31 are placed on the transfer table 30B on the right side. At the stage of completion of the transfer of the semiconductor wafer t, the mounting of the semiconductor wafer t by the mounting head 43 of the mounting unit 40B on the right side is started. This operation is the same as (4-2) of the above-described item (4) described in the example of the mounting unit 40A on the left side. In addition, the mounting head 43 on the right side is also the same, and the mounting tool 43a from the outside (because the mounting head 43 on the left side is reversed to the right) is the semiconductor wafer t in the order of the mounting tool 43b on the inner side. Installed. The same applies to the mounting of the semiconductor wafer t by the mounting portion 40B on the right side, and similarly to the mounting of the semiconductor wafer t in all the mounting regions on the support substrate W, as in the case of the mounting portion 40A on the left side. The action.

此時,左側的實裝部40A與右側的實裝部40B,將支持基板W上的區域在左右(X方向)分成2等分,分擔各自的區域進行半導體晶片t的實裝。因此,左側的實裝部40A的實裝頭43與右側的實裝部40B的實裝頭43,不只能夠交互進行上述工程(4)的(4-1)及(4-2),也能夠同時並行地進行。此外,在上述半導體晶片t的實裝中,也進行載台21的移動。亦即,左右實裝頭43在支持基板W的實裝區域實裝半導體晶片t時,以各實裝頭43的外側的實裝工具43a分別在實裝線上預先設定的定位置(以下,稱為「實裝位置」。)進行實裝的方式控制移動位置。At this time, the mounting portion 40A on the left side and the mounting portion 40B on the right side divide the region on the support substrate W into two equal parts in the left and right directions (X direction), and share the respective regions to mount the semiconductor wafer t. Therefore, the mounting head 43 of the mounting unit 40A on the left side and the mounting head 43 of the mounting unit 40B on the right side can not only perform (4-1) and (4-2) of the above-described project (4), but also Simultaneously performed in parallel. Further, in the mounting of the semiconductor wafer t, the movement of the stage 21 is also performed. In other words, when the semiconductor wafer t is mounted on the mounting area of the support substrate W, the left and right mounting heads 43 are respectively fixed at predetermined positions on the mounting line by the mounting tools 43a on the outer side of each of the mounting heads 43 (hereinafter referred to as For the "installation position".) The way to install controls the movement position.

該實裝位置,相對於在例如位於原點位置的載台21以正規的位置關係載置的支持基板W,以如圖7的符號71A、71B所示的位置那樣設定。在本實施形態中,該2個實裝位置間的距離,設定成「實裝區域的配置間隔(中心間的距離)P的2倍的距離(2P)的整數倍(n倍)的距離」。該實裝位置間的距離(2P×n)成為近接間隔以上,且在其中因應支持基板W的實裝區域的配置狀態以距離(2P×n)變窄的方式設定。重要的是,在近接間隔以上且以最接近近接間隔的(2P×n)的值作為實裝位置間的距離設定較佳。這樣的話,因為各實裝頭43的外側的實裝工具43a進行的實裝位置被設定在實裝線上的定位置,載台21在位於支持基板W的實裝線上的實裝區域的行之中,以使藉由外側的實裝工具43a實裝半導體晶片t的實裝區域依序位於實裝位置的方式進行移動控制。當然,該移動控制以加上記憶於記憶部51的載台補正資料進行。The mounting position is set with respect to the support substrate W placed in a normal positional relationship with the stage 21 located at the origin position, for example, as indicated by reference numerals 71A and 71B in Fig. 7 . In the present embodiment, the distance between the two mounting positions is set to "the distance of the integral multiple (n times) of the distance (2P) twice the arrangement interval (distance between centers) P of the mounting area" . The distance (2P×n) between the mounting positions is equal to or greater than the proximity interval, and is set so as to be narrowed by the distance (2P×n) in accordance with the arrangement state of the mounting region of the support substrate W. It is important that the value of (2P x n) which is above the close interval and which is closest to the close spacing is preferably set as the distance between the mounting positions. In this case, since the mounting position by the mounting tool 43a on the outer side of each of the mounting heads 43 is set at a predetermined position on the mounting line, the stage 21 is placed on the mounting area of the mounting board W on the mounting line. In this case, the movement control is performed such that the mounting area of the semiconductor wafer t mounted on the outer mounting tool 43a is sequentially placed at the mounting position. Of course, this movement control is performed by adding the stage correction data memorized in the memory unit 51.

更具體來說,首先載台21在位於實裝線上的支持基板W上的實裝區域的行之中,以使藉由左側的實裝頭43的外側的實裝工具43a最初實裝半導體晶片t的實裝區域依序位於左側的實裝位置的方式移動。在位於左側的實裝位置的實裝區域實裝半導體晶片t後,在該實裝區域的旁的實裝區域藉由左側的實裝頭43的內側(右)的實裝工具43b來實裝半導體晶片t。以內側的實裝工具在相鄰的實裝區域實裝半導體晶片t時的移動,如上述藉由實裝頭43的移動來進行。此時,藉由右側的實裝頭43的外側(右)的實裝工具43a最初將半導體晶片t實裝的實裝區域,因為位於右側的實裝位置,藉由外側(右)的實裝工具43a實裝半導體晶片t,接著藉由內側(右)的實裝工具43b實裝半導體晶片t。More specifically, first, the stage 21 is placed in a row of the mounting area on the support substrate W on the mounting line so that the semiconductor wafer is initially mounted by the mounting tool 43a on the outer side of the left mounting head 43. The mounting area of t moves in the same manner as the mounting position on the left side. After mounting the semiconductor wafer t in the mounting area of the mounting position on the left side, the mounting area next to the mounting area is mounted by the mounting tool 43b on the inner side (right) of the left mounting head 43. Semiconductor wafer t. The movement of the semiconductor wafer t in the adjacent mounting area by the inner mounting tool is performed by the movement of the mounting head 43 as described above. At this time, the mounting area of the semiconductor wafer t is initially mounted by the mounting tool 43a of the outer side (right) of the mounting head 43 on the right side, because the mounting position on the right side is performed by the outer side (right). The tool 43a mounts the semiconductor wafer t, and then the semiconductor wafer t is mounted by the inner (right) mounting tool 43b.

藉由右側的實裝頭43的內側(左)的實裝工具43b實裝半導體晶片t的話,載台21在位於實裝線上的支持基板W上的實裝區域的行之中,以使藉由左實裝工具43a將第2個半導體晶片t實裝的實裝區域位於左側的實裝位置的方式移動。這樣的話,載台21藉由左右實裝工具43a使實裝半導體晶片t的實裝區域依序位於實裝位置。在進行左右實裝頭43的實裝工具43a、43b的一連串的半導體晶片t的實裝(4個半導體晶片t的實裝)之期間,支持基板W停止於一定的位置,在進行接下來的半導體晶片t的實裝(接下來4個半導體晶片t的實裝)之前,以支持基板W的下個實裝區域位於實裝位置的方式將支持基板W藉由載台21移動。此外,在上述校正工程(1)中,在左右實裝頭43的基板辨識攝影機43f進行的點標記的位置辨識結果中有偏差時,以補正該偏差分的方式移動。When the semiconductor wafer t is mounted by the inner (left) mounting tool 43b of the mounting head 43 on the right side, the stage 21 is placed in the row of the mounting area on the support substrate W on the mounting line. The left mounting tool 43a moves the mounting area of the second semiconductor wafer t to the mounting position on the left side. In this case, the stage 21 sequentially positions the mounting area of the mounted semiconductor wafer t by the left and right mounting tools 43a at the mounting position. While the mounting of the semiconductor wafers t (the mounting of the four semiconductor wafers t) of the mounting tools 43a and 43b of the left and right mounting heads 43 is performed, the supporting substrate W is stopped at a predetermined position, and the next step is performed. Before the mounting of the semiconductor wafer t (the mounting of the next four semiconductor wafers t), the support substrate W is moved by the stage 21 so that the next mounting region of the support substrate W is at the mounting position. Further, in the above-described correction project (1), when there is a deviation in the position recognition result of the dot mark by the substrate identification camera 43f of the left and right mounting heads 43, the deviation is shifted so as to correct the deviation.

(5)支持基板W的搬出及搬入工程   相對於支持基板W上的所有實裝區域半導體晶片t的實裝結束後,移載部30及實裝部40暫時停止,進行從半導體晶片t的實裝結束的支持基板W的載台21的搬出、及向新支持基板W的載台21上的搬入。從載台21的支持基板W的搬出,藉由與上述工程(2)說明的搬送機器人不同的搬送機器人進行。該搬送機器人,從實裝裝置1的右側通過右側的實裝部40B的支持框架41的門之下的空間使搬送臂侵入,接收載台21上的支持基板W後,通過支持框架41的門之下的空間將支持基板W搬出。搬出的支持基板W,被搬送至後述的密封工程S2。新的支持基板W與上述工程(2)一樣設定於載台21上。(5) After the loading and unloading of the support substrate W is completed with respect to the mounting of the semiconductor wafers t in all the mounting regions on the support substrate W, the transfer portion 30 and the mounting portion 40 are temporarily stopped, and the semiconductor wafer t is solidified. The loading and unloading of the stage 21 of the support substrate W and the loading onto the stage 21 of the new support substrate W are performed. The carry-out of the support substrate W from the stage 21 is performed by a transfer robot different from the transfer robot described in the above item (2). The transport robot passes through the space below the door of the support frame 41 of the right mounting portion 40B from the right side of the mounting device 1 to invade the transfer arm, receives the support substrate W on the stage 21, and passes through the door of the support frame 41. The space below will support the substrate W to be carried out. The support substrate W that has been carried out is transported to a sealing process S2 to be described later. The new support substrate W is set on the stage 21 in the same manner as the above-described item (2).

(6)晶圓環11的交換工程   如同上述藉由對支持基板W重複進行半導體晶片t的實裝,當晶圓環11上的半導體晶片t沒了時,晶圓環11與新的晶圓環11交換。該交換與上述工程(1)一樣,使用設於左側的移載部30A的晶圓環保持裝置32進行。亦即,晶圓環11上的半導體晶片t沒有後,解除部件供應部10具備的伸展機構(未圖示)的晶圓環11的保持。之後,晶圓環保持裝置32以與工程(1)相反的動作將晶圓環11從晶圓環支架12上收納至收納部(未圖示)內,接著以工程(1)的動作將新晶圓環11從收納部供應至晶圓環支架12上。(6) The exchange process of the wafer ring 11 is repeated as described above by mounting the semiconductor wafer t on the support substrate W. When the semiconductor wafer t on the wafer ring 11 is gone, the wafer ring 11 and the new wafer are Ring 11 is exchanged. This exchange is performed using the wafer ring holding device 32 provided on the transfer unit 30A on the left side, similarly to the above-described item (1). That is, after the semiconductor wafer t on the wafer ring 11 is not provided, the holding of the wafer ring 11 of the stretching mechanism (not shown) provided in the component supply unit 10 is released. Thereafter, the wafer ring holding device 32 stores the wafer ring 11 from the wafer ring holder 12 in the accommodating portion (not shown) in the reverse operation of the item (1), and then newly operates by the operation of the item (1). The wafer ring 11 is supplied from the accommodating portion to the wafer ring holder 12.

如圖13所示,有在1個實裝區域MA實裝複數半導體晶片t1~t3的情形。在該種情形中,如同上述在第1個半導體晶片t1的實裝結束後,在部件供應部10設定搭載第2個半導體晶片t2的晶圓環11,在載台21上設定實裝完第1個半導體晶片t1的支持基板W。接著,藉由執行與上述動作相同的動作,對實裝第1個半導體晶片t1的各實裝區域MA依序進行第2個半導體晶片t2的實裝。以此方式,第2個半導體晶片t2被實裝至半導體晶片t1的已實裝的所有實裝區域MA後,在部件供應部10設定搭載第3個半導體晶片t3的晶圓環11,又在載台21設定已實裝完半導體晶片t1、t2的支持基板W,藉由同樣的動作進行第3個半導體晶片t3的實裝。以此方式,在支持基板W的各實裝區域MA實裝複數半導體晶片t1~t3。As shown in FIG. 13, there are cases where a plurality of semiconductor wafers t1 to t3 are mounted in one mounting area MA. In this case, after the mounting of the first semiconductor wafer t1 is completed, the wafer ring 11 on which the second semiconductor wafer t2 is mounted is set in the component supply unit 10, and the mounting on the stage 21 is set. A support substrate W of one semiconductor wafer t1. Next, by performing the same operation as the above operation, the mounting of the second semiconductor wafer t2 is sequentially performed on each of the mounting regions MA on which the first semiconductor wafer t1 is mounted. In this manner, after the second semiconductor wafer t2 is mounted on all the mounted mounting areas MA of the semiconductor wafer t1, the wafer supply ring 11 on which the third semiconductor wafer t3 is mounted is set in the component supply unit 10, and The stage 21 sets the support substrate W on which the semiconductor wafers t1 and t2 have been mounted, and the third semiconductor wafer t3 is mounted by the same operation. In this way, the plurality of semiconductor wafers t1 to t3 are mounted on the respective mounting regions MA of the support substrate W.

在1個實裝區域MA實裝複數半導體晶片t1~t3時,如同上述將第1個半導體晶片t1實裝至所有支持基板W結束後,並不限於切換成第2個半導體晶片t2的實裝方法。例如,對1枚支持基板W結束實裝第1個半導體晶片t1後,將從部件供應部10供應的半導體晶片t切換成第2個半導體晶片t2也可以。第3個半導體晶片t3也一樣,對1枚支持基板W結束實裝第2個半導體晶片t2後,切換成第3個半導體晶片t3也可以。亦即,以支持基板W單位進行複數品種的半導體晶片t的實裝也可以。此時,因為到對1個支持基板W結束實裝所有品種的半導體晶片t為止未將支持基板W從載台21上卸下,能更加提升複數品種的半導體晶片t的實裝精度。When the plurality of semiconductor wafers t1 to t3 are mounted in one mounting area MA, the mounting of the first semiconductor wafer t1 to all the supporting substrates W is not limited to the mounting of the second semiconductor wafer t2 as described above. method. For example, after the first semiconductor wafer t1 is mounted on one support substrate W, the semiconductor wafer t supplied from the component supply unit 10 may be switched to the second semiconductor wafer t2. Similarly to the third semiconductor wafer t3, after the second semiconductor wafer t2 is mounted on one support substrate W, the third semiconductor wafer t3 may be switched. In other words, the mounting of the plurality of semiconductor wafers t in the unit of the support substrate W may be performed. At this time, since the support substrate W is not detached from the stage 21 until the semiconductor wafer t of all types is mounted for one support substrate W, the mounting accuracy of the plurality of semiconductor wafers t can be further improved.

在將上述各品種的半導體晶片t實裝至所有支持基板W的方法中,結束實裝第1品種的半導體晶片t1的支持基板W從載台21上暫時被搬出,實裝第2品種的半導體晶片t2時再載置到載台21上。因此,實裝第1品種的半導體晶片t1時、及實裝第2品種的半導體晶片t2時,在載台21上的支持基板W的位置有偏差,亦即載置位置產生偏差。即便有在載台21上偶然成為相同位置的情形,但大體上還是會偏差。雖說以全域辨識來辨識支持基板W的位置,但因辨識誤差等要因會有在支持基板W的辨識位置產生偏差的可能性。因此,推測僅因該部分會造成第1品種與第2品種間的相對位置精度降低。相對於此,將第1品種的半導體晶片t1與第2品種的半導體晶片t2,不從載台21將支持基板W移出而繼續實裝時,能夠防止因辨識誤差造成的位置偏差。因此,能夠提升第1品種與第2品種間的相對位置精度。In the method of mounting the semiconductor wafers t of the above-described respective types to the support substrates W, the support substrate W of the semiconductor wafer t1 of the first type is temporarily carried out from the stage 21, and the semiconductor of the second type is mounted. The wafer t2 is placed on the stage 21 again. Therefore, when the semiconductor wafer t1 of the first type is mounted and the semiconductor wafer t2 of the second type is mounted, the position of the support substrate W on the stage 21 varies, that is, the placement position varies. Even if there is a case where the stage 21 accidentally becomes the same position, it is generally deviated. Although the position of the support substrate W is recognized by the global identification, there is a possibility that a deviation occurs in the identification position of the support substrate W due to a recognition error or the like. Therefore, it is presumed that the relative positional accuracy between the first type and the second type is lowered only by this part. On the other hand, when the semiconductor wafer t1 of the first type and the semiconductor wafer t2 of the second type are not removed from the stage 21 and the mounting substrate W is continuously mounted, it is possible to prevent positional deviation due to the identification error. Therefore, the relative positional accuracy between the first type and the second type can be improved.

在各支持基板W的複數實裝區域實裝的半導體晶片t不限於1品種。也可以將1個支持基板W區分成複數區域,在每個區域實裝不同品種的半導體晶片t。例如,在將支持基板W於Y方向二等分的單側半分的第1區域實裝A品種的半導體晶片ta,在剩下的半分的第2區域實裝B品種的半導體晶片tb也可以。從實裝A品種的半導體晶片ta的第1區域製造A品種的半導體封裝。從實裝B品種的半導體晶片tb的區域製造B品種的半導體封裝。The semiconductor wafer t mounted in the plurality of mounting regions of the support substrates W is not limited to one type. It is also possible to divide one support substrate W into a plurality of regions, and to mount semiconductor wafers t of different types in each region. For example, the semiconductor wafer ta of the A type may be mounted on the first region of the one-half half of the support substrate W in the Y direction, and the semiconductor wafer tb of the B type may be mounted in the second region of the remaining half. A semiconductor package of the A type is manufactured from the first region of the semiconductor wafer ta in which the A type is mounted. A semiconductor package of the B type is manufactured from the region of the semiconductor wafer tb in which the B type is mounted.

此時,A品種的半導體晶片ta與B品種的半導體晶片tb,因為在後工程中形成的再配線層的電路圖案不同,再配線形成用的曝光圖案也不同。因此,推測將半導體晶片ta、tb的實裝誤差以曝光工程進行補正會越來越困難。適用實施形態的實裝裝置及實裝方法時,在A品種的半導體晶片ta與B品種的半導體晶片tb之間,也能以高相對位置精度進行實裝。因此,也可以使相對於實裝A品種的半導體晶片ta的區域的曝光處理與相對於實裝B品種的半導體晶片tb的區域的曝光處理總括進行,能使生產效率提升。At this time, the semiconductor wafer ta of the A type and the semiconductor wafer tb of the B type differ in the circuit pattern for forming the rewiring layer formed in the subsequent process, and the exposure pattern for rewiring is also different. Therefore, it is estimated that it is increasingly difficult to correct the mounting errors of the semiconductor wafers ta and tb by exposure engineering. When the mounting device and the mounting method of the embodiment are applied, the semiconductor wafer ta of the A type and the semiconductor wafer tb of the B type can be mounted with high relative positional accuracy. Therefore, the exposure processing of the region of the semiconductor wafer ta of the mounting type A and the exposure processing of the region of the semiconductor wafer tb of the mounting type B can be collectively performed, and the production efficiency can be improved.

在第1區域實裝A品種的半導體晶片ta,在第2區域實裝B品種的半導體晶片tb時,也有A品種的半導體晶片ta與B品種的半導體晶片tb的大小不同的情形等,A品種的實裝間距與B品種的實裝間距不同的情形。在這種情形中,在實裝A品種的半導體晶片ta時、及實裝B品種的半導體晶片tb時,藉由切換載台21的送量,能夠將複數品種的半導體晶片ta、tb良好地實裝至支持基板W的複數區域。同樣地,在支持基板W的第1區域實裝構成第1多重晶片封裝的C品種與D品種的半導體晶片的組合,在第2區域實裝構成第2多重晶片封裝的E品種與F品種的半導體晶片的組合也可以。在該等任一個實裝中,可以將每1品種的半導體晶片t分別在複數支持基板W進行實裝,也可以以支持基板W單位實裝複數品種的半導體晶片。該等具體的實裝工程如同前述。When the semiconductor wafer ta of the A type is mounted in the first region and the semiconductor wafer tb of the B type is mounted in the second region, the size of the semiconductor wafer ta of the A type and the semiconductor wafer tb of the B type are different. The mounting pitch is different from the mounting pitch of the B type. In this case, when the semiconductor wafer ta of the A type is mounted and the semiconductor wafer tb of the B type is mounted, by switching the throughput of the stage 21, the plurality of semiconductor wafers ta and tb can be satisfactorily It is mounted to a plurality of regions supporting the substrate W. Similarly, in the first region of the support substrate W, the combination of the C type of the first multi-chip package and the semiconductor wafer of the D type is mounted, and the E-type and the F-type of the second multi-chip package are mounted in the second area. Combinations of semiconductor wafers are also possible. In any of the mountings, the semiconductor wafer t of each type may be mounted on the plurality of support substrates W, or a plurality of semiconductor wafers may be mounted in the support substrate W unit. These specific mounting works are as described above.

此外,在該等情形中也一樣,支持基板W的全域標記的辨識最初進行1次即可,能在將半導體晶片t從實裝區域從第1區域移至第2區域時不必再度辨識支持基板W的全域標記就可以了。又,在載台21設置加熱器等將支持基板W加熱時,在先實裝半導體晶片t的第1區域後實裝的第2區域,將載台21的補正資料切換也可以。藉此,在第1區域實裝A品種的半導體晶片ta的期間,即便是對應支持基板W的第2區域的部分的熱膨脹量擴大時,因為能對應其,能夠將半導體晶片t(tb)的實裝精度維持在高精度。Further, in the same case, the identification of the global mark of the support substrate W may be performed once, and the support substrate W does not have to be recognized again when the semiconductor wafer t is moved from the first region to the second region from the mounting region. The global markup is fine. In addition, when the heater 21 or the like is provided on the stage 21 to heat the support substrate W, the correction region of the stage 21 may be switched in the second region which is mounted after the first region of the semiconductor wafer t is mounted. By the way, when the semiconductor wafer ta of the A type is mounted in the first region, even if the amount of thermal expansion corresponding to the portion corresponding to the second region of the support substrate W is increased, the semiconductor wafer t(tb) can be used. The mounting accuracy is maintained at high precision.

以上述那種支持基板W單位進行複數品種的半導體晶片t的實裝時,作為部件供應部10使用帶式供應器的晶片供應機構,裝備對應複數品種的複數帶式供應器也可以。使用帶式供應器時,分別在左側的移載部30A及實裝部40A與右側的移載部30B及實裝部40B,在包夾部件供應部10的兩側裝備專用的晶片供應機構也可以。在這種情形,能夠相對於左右移載部30A、30B及實裝部40A、40B供應不同品種的半導體晶片t或不同組合的半導體晶片t。因此,在將上述支持基板W二分成二個區域來分別製造不相的半導體封裝時是有效的。When the semiconductor wafer t of a plurality of types is mounted in the above-described support substrate W unit, the wafer supply mechanism using the tape supply as the component supply unit 10 may be equipped with a plurality of multi-tape feeders. When the tape feeder is used, the transfer unit 30A and the mounting unit 40A on the left side, and the transfer unit 30B and the mounting unit 40B on the right side are respectively equipped with a dedicated wafer supply mechanism on both sides of the package member supply unit 10. can. In this case, different types of semiconductor wafers t or different combinations of semiconductor wafers t can be supplied with respect to the left and right transfer portions 30A, 30B and the mounting portions 40A, 40B. Therefore, it is effective to separately divide the above-mentioned support substrate W into two regions to manufacture a semiconductor package which is not in phase.

上述1品種的半導體晶片t、或複數品種的半導體晶片t1、t2、t3或半導體晶片ta、tb等的實裝結束的支持基板W,被送至以下所示的後工程,藉此製作半導體封裝的那種封裝部件。亦即,半導體晶片的實裝結束的支持基板W,依序被送至密封工程及再配線層的形成工程。在密封工程中,實裝在支持基板W上的半導體晶片間的間隙由樹脂填充,藉此形成疑似面板或擬似晶圓。疑似面板或擬似晶圓被送至再配線層的形成工程。於再配線層的形成工程中,實施半導體晶圓的製程、印刷基板的製程、或顯示面板的製程中的電路形成工程,亦即光阻材料等的感光材的塗佈工程、感光材的曝光及顯影工程、蝕刻工程、離子注入工程、光阻的剝離工程等,藉由該等工程在疑似面板或擬似晶圓的半導體晶片上形成再配線層。形成再配線層的疑似面板或擬似晶圓被送至切割工程,在那裡藉由將疑似面板或擬似晶圓個片化,來製造半導體封裝的那種封裝部件。The semiconductor wafer t of the above-described one type, or the semiconductor wafers t1, t2, and t3 of a plurality of types, or the support substrate W of the semiconductor wafers ta and tb, which have been mounted, are sent to the following post-process to fabricate a semiconductor package. The kind of packaged parts. That is, the support substrate W on which the semiconductor wafer is mounted is sequentially sent to the formation process of the sealing process and the rewiring layer. In the sealing process, the gap between the semiconductor wafers mounted on the support substrate W is filled with a resin, thereby forming a suspected panel or a pseudo wafer. The suspected panel or pseudo-wafer is sent to the formation of the rewiring layer. In the formation process of the rewiring layer, the semiconductor wafer process, the process of the printed circuit board, or the circuit formation process in the process of the display panel, that is, the coating process of the photosensitive material such as a photoresist material, and the exposure of the photosensitive material are performed. And a development process, an etching process, an ion implantation process, a stripping process of a photoresist, etc., by which the rewiring layer is formed on a semiconductor wafer of a suspect panel or a wafer. A suspected panel or pseudo-wafer that forms a rewiring layer is sent to a dicing process where a packaged component of a semiconductor package is fabricated by singulating a suspected panel or a pseudo-wafer.

因此,實施形態的封裝部件的製造方法,如圖14所示,具備:在支持基板W的複數實裝區域分別實裝電子部件的實裝工程S1、藉由將實裝於複數實裝區域的電子部件總括密封形成疑似晶圓或擬似面板的密封工程S2、藉由在疑似晶圓或擬似面板的電子部件上形成再配線層的再配線工程S3、將疑似面板或擬似晶圓切割製造封裝部件的切割工程S4。再配線工程S3具備:上述那種感光材的塗佈工程S31、感光材的曝光及顯影工程S32、蝕刻工程S33、離子注入工程S34、光阻的剝離工程S35等。實施形態的封裝體部件的製造方法中的電子部件的實裝工程,基於實施形態的電子部件的實裝方法來實施。在實施形態的封裝部件的製造方法中,實裝在支持基板W的各實裝區域的電子部件,如同上述是1個半導體晶片t也可以、是複數種半導體晶片或相同品種的複數半導體晶片也可以。電子部件的品種及數量沒有特別限制。Therefore, as shown in FIG. 14, the manufacturing method of the package member of the embodiment includes mounting work S1 for mounting electronic components in a plurality of mounting regions of the support substrate W, and mounting on the plurality of mounting regions. The electronic component collectively seals to form a suspected wafer or a panel-like sealing process S2, re-wiring the S4 by forming a rewiring layer on the electronic component of the suspected wafer or the pseudo-panel, and manufacturing the packaged component by using a suspected panel or a pseudo-wafer Cutting engineering S4. The rewiring project S3 includes the coating process S31 of the above-described photosensitive material, the exposure and development process S32 of the photosensitive material, the etching process S33, the ion implantation process S34, and the peeling process S35 of the photoresist. The mounting process of the electronic component in the method of manufacturing the package member of the embodiment is carried out based on the method of mounting the electronic component according to the embodiment. In the method of manufacturing a package member according to the embodiment, the electronic component mounted on each of the mounting regions of the support substrate W may be a plurality of semiconductor wafers or a plurality of semiconductor wafers of the same type, as described above. can. There are no special restrictions on the variety and quantity of electronic components.

上述實施形態的實裝裝置1中,藉由分別具備2個實裝工具43a、43b的左右2個實裝頭43、43,在支持基板W上的複數實裝區域之中,相對於位在沿著X方向預先設定的實裝線上的幾個實裝區域將半導體晶片t實裝。此時,作為載台部20的載台移動機構的XY移動機構22進行的載台21的移動,利用預先取得而記憶在記憶部51中的,補正載台21的移動位置誤差的載台補正資料進行補正。又,作為左右實裝頭43的實裝頭移動機構的Y方向移動裝置41a及X方向移動裝置42a進行的在各實裝工具43a、43b的實裝線上的移動,利用:預先取得而記憶在記憶部51中的,作為補正每個實裝線上的左右實裝工具43a、43b的移動位置誤差的工具補正資料的第1工具補正資料、還有作為補正移動至實裝位置移動的實裝工具43a、43b進行的實裝時的位置誤差的工具補正資料的第2工具補正資料進行補正。In the mounting device 1 of the above-described embodiment, the two mounting heads 43 and 43 on the left and right sides of the two mounting tools 43a and 43b are respectively positioned in the plurality of mounting regions on the support substrate W. The semiconductor wafer t is mounted in several mounting areas on a pre-set mounting line in the X direction. At this time, the movement of the stage 21 by the XY moving mechanism 22, which is the stage moving mechanism of the stage unit 20, is corrected by the stage correction of the movement position error of the stage 21, which is stored in the memory unit 51 in advance. The information is corrected. Further, the movement of the mounting tools 43a and 43b on the mounting line of the mounting tools 43a and 43b by the Y-direction moving device 41a and the X-direction moving device 42a of the mounting head moving mechanism of the left and right mounting heads 43 is used in advance and is stored in The first tool correction data of the tool correction data for correcting the movement position error of the left and right mounting tools 43a and 43b on each of the mounting wires in the memory unit 51, and the mounting tool for correcting the movement to the mounting position. Correction of the second tool correction data of the tool correction data of the position error at the time of mounting at 43a and 43b.

藉此,左右實裝頭43,分別藉由2個實裝工具43a、43b,相對於支持基板W在實裝線上的不同位置個別實裝半導體晶片t時,也一樣能夠使相對於支持基板W上的各實裝區域的半導體晶片t的實裝誤差降低。又,藉由利用分別具備複數(2個)實裝工具43a、43b的左右實裝頭43在支持基板W的複數實裝區域實裝半導體晶片t,能夠達成1個半導體晶片t的實裝時間(作為實裝裝置1的1個半導體晶片t的實裝所需要的工時)降低。因此,能夠達成工時的降低與實裝精度的提升。Thereby, when the semiconductor wafers t are individually mounted at different positions on the mounting line with respect to the support substrate W by the two mounting tools 43a and 43b, respectively, the left and right mounting heads 43 can also be made to be opposite to the support substrate W. The mounting error of the semiconductor wafer t in each of the mounted regions is lowered. Moreover, by mounting the semiconductor wafer t in the plurality of mounting regions of the support substrate W by the left and right mounting heads 43 each having the plurality of (two) mounting tools 43a and 43b, the mounting time of one semiconductor wafer t can be achieved. (the number of man-hours required for mounting the semiconductor wafer t as the mounting device 1) is lowered. Therefore, it is possible to achieve a reduction in man-hours and an improvement in mounting accuracy.

亦即,在實施形態的實裝裝置1中,左右實裝頭43分別具備2個的合計4個實裝工具43a、43b,通常在沿著實裝工具43a、43b的配置方向(X方向)設定的一定的實裝線上實裝半導體晶片t。因此,4個實裝工具43a、43b進行的實裝位置集中在一線上,在抑制基於實裝工具43a、43b的移動所需要的時間的實裝時間的增加的同時,能夠極力單純化用於實裝的移動時產生的各實裝工具43a、43b的移動位置誤差的產生圖案。藉此,藉由簡單的補正方法即能夠確保各實裝工具43a、43b的移動位置精度,能夠抑制實裝效率的降低,且提升半導體晶片t的實裝精度。In other words, in the mounting device 1 of the embodiment, the left and right mounting heads 43 are provided with two total of four mounting tools 43a and 43b, and are normally set along the arrangement direction (X direction) of the mounting tools 43a and 43b. The semiconductor device wafer t is mounted on a certain mounting line. Therefore, the mounting positions of the four mounting tools 43a and 43b are concentrated on one line, and the simplification of the mounting time for suppressing the movement of the mounting tools 43a and 43b can be used for simplification. A pattern for generating a movement position error of each of the mounting tools 43a and 43b generated during the movement of the mounting. Thereby, the accuracy of the movement position of each of the mounting tools 43a and 43b can be ensured by a simple correction method, and the reduction in the mounting efficiency can be suppressed, and the mounting accuracy of the semiconductor wafer t can be improved.

又,因為將載台21的移動位置誤差藉由載台補正資料進行補正,能使載台21以預先設定的移動量高精度地移動。藉此,能夠提高支持基板W的實裝區域的各行位於實裝線上時的定位精度。再來,在取得載台補正資料時,將在一個校正基板71上以等間隔設置的點標記72的位置利用設於左右實裝頭43的基板辨識攝影機43f在各別的定位置進行辨識。藉此,能掌握在相同載台21上的不同區域間的移動位置誤差之差,藉由左右實裝頭43,在載台21的不同位置(實裝線上的不同位置)進行半導體晶片t的實裝時也一樣能夠確保實裝精度。Further, since the movement position error of the stage 21 is corrected by the stage correction data, the stage 21 can be moved with high precision with a predetermined movement amount. Thereby, the positioning accuracy when each row of the mounting area of the support substrate W is located on the mounting line can be improved. When the stage correction data is acquired, the position of the dot mark 72 provided at equal intervals on one calibration substrate 71 is recognized at each predetermined position by the substrate identification camera 43f provided on the right and left mounting heads 43. Thereby, the difference in the movement position error between the different regions on the same stage 21 can be grasped, and the semiconductor wafer t can be performed at different positions of the stage 21 (different positions on the mounting line) by the left and right mounting heads 43. The same accuracy can be ensured when mounting.

因此,能夠同時達成±7μm以下的實裝精度及0.4秒以下的工時。其結果,相對於未在每個實裝區域設置位置檢出用的標記的支持基板W,能夠將包含半導體晶片t的電子部件以相互的間隔成為預先設定的間隔的方式高精度地實裝,而且能夠將在支持基板W上包含半導體晶片t的電子部件以高生產性實裝。亦即,藉由左右實裝部40A、40B同時並行的實裝,能達到在半導體晶片t的實裝所需工時的縮短,同時藉由在一定實裝線上的半導體晶片t的實裝與載台補正資料及工具補正資料的移動位置的補正,能夠同時達到實裝精度的提升效果及生產性的降低防止效果。Therefore, the mounting accuracy of ±7 μm or less and the man-hour of 0.4 second or less can be achieved at the same time. As a result, the electronic component including the semiconductor wafer t can be mounted with high precision so as to be at a predetermined interval with respect to the support substrate W in which the mark for position detection is not provided in each of the mounting areas. Moreover, the electronic component including the semiconductor wafer t on the support substrate W can be mounted with high productivity. That is, by the simultaneous mounting of the left and right mounting portions 40A, 40B, it is possible to achieve a reduction in the number of man-hours required for mounting the semiconductor wafer t, and at the same time, by mounting the semiconductor wafer t on a certain mounting line. The correction of the movement position of the stage correction data and the tool correction data can simultaneously achieve the effect of improving the mounting accuracy and preventing the reduction in productivity.

例如,考慮不使載置支持基板W的載台21移動,使左右實裝頭43的實裝工具43a、43b在支持基板W上的各實裝區域依序移動,在實裝工具43a、43b側作成保護支持基板W上的全域的補正資料。此時,與在基板載台側作成補正資料的情形相比,需要膨大的補正資料,校正所需的時間長化。亦即,實裝工具43a、43b與基板載台21不同,在支持基板W上將半導體晶片t實裝的關係上,上下動機構成為必須。因此,當作成補正資料時,除了實裝頭移動機構的移動位置誤差以外,也要考慮因實裝工具43a、43b的上下動所引起的XY方向的位置偏差。For example, in consideration of the fact that the stage 21 on which the support substrate W is placed is not moved, the mounting tools 43a and 43b of the left and right mounting heads 43 are sequentially moved on the mounting areas of the support substrate W, and the mounting tools 43a and 43b are mounted. The side is made to protect the global correction material on the support substrate W. At this time, compared with the case where the correction data is made on the substrate stage side, the enlarged correction data is required, and the time required for the correction is lengthened. In other words, unlike the substrate stage 21, the mounting tools 43a and 43b are required to mount the semiconductor wafer t on the support substrate W, and the vertical movement mechanism is necessary. Therefore, when it is used as the correction data, in addition to the movement position error of the mounting head moving mechanism, the positional deviation in the XY direction due to the vertical movement of the mounting tools 43a and 43b is also considered.

在此,當在實裝頭側作成補正資料時,取得載台21的載台補正資料時使用的,在比3mm還短的間隔,例如以每1mm間距等的短間隔測定移動位置誤差應為必要。假如,相對於600mm×600mm的移動範圍以1mm間距測定移動位置偏差的話,以600點×600點即360000點的測定成為必要,與以3mm間距測定的情形(3mm間距為40000點)相比,測定部位成為9倍。因此,測定時間也成為9倍。例如,在實施形態的實裝裝置1中,載台補正資料的取得需要4~5小時左右的話,變得需要36~45小時。這並不實用。Here, when the correction data is created on the mounting head side, when the stage correction data of the stage 21 is obtained, the movement position error should be measured at a short interval of 3 mm or less, for example, at a short interval of 1 mm pitch or the like. necessary. In the case where the movement position deviation is measured at a pitch of 1 mm with respect to the movement range of 600 mm × 600 mm, it is necessary to measure 600 points × 600 points, that is, 360,000 points, compared with the case where the measurement is performed at a distance of 3 mm (the distance of 3 mm is 40000 points). The measurement site was 9 times. Therefore, the measurement time is also 9 times. For example, in the mounting device 1 of the embodiment, when it takes about 4 to 5 hours to acquire the stage correction data, it takes 36 to 45 hours. This is not practical.

因此,左右的實裝頭43分別具備2個的合計4個的實裝工具43a、43b,具備通常在一定的實裝線上實裝半導體晶片t,同時將載台21的移動位置誤差以載台補正資料進行補正,且將實裝工具43a、43b的移動位置誤差以工具補正資料進行補正的構成的實施形態的實裝裝置1,得知能夠達成半導體晶片t的實裝精度的提升與半導體晶片t的實裝所需要的工時的縮短,達到高生產性且極為有效。Therefore, the left and right mounting heads 43 each include two total of four mounting tools 43a and 43b, and the semiconductor wafer t is usually mounted on a fixed mounting line, and the movement position error of the stage 21 is used as a stage. In the mounting device 1 of the embodiment in which the correction data is corrected and the movement position error of the mounting tools 43a and 43b is corrected by the tool correction data, it is known that the mounting accuracy of the semiconductor wafer t can be improved and the semiconductor wafer can be obtained. The man-hours required for the installation of t are shortened, achieving high productivity and being extremely effective.

其中,左右實裝頭43分別具備2個實裝工具43a、43b時,因為以1往復即能夠實裝2個半導體晶片t,與只具備1個實裝頭43的構成、及左右實裝頭43分別具備1個實裝工具的構成相比,能夠單純地縮短實裝頭43的總移動距離。這是在支持基板W以600×600mm或在其以上的方式進行大型化時,在基於實裝頭43的移動距離的縮短的工時縮短能有效作用。再來,在實施形態的實裝裝置1中,因為將左右實裝頭43的合計4個實裝工具43a、43b進行的實裝,在使支持基板W的實裝區域的行在一定的實裝線移動的狀態下實施,能夠將實裝頭43的移動距離又更縮短。In the case where the left and right mounting heads 43 are provided with two mounting tools 43a and 43b, respectively, two semiconductor wafers t can be mounted by one reciprocation, and only one mounting head 43 is provided, and the left and right mounting heads can be mounted. The total moving distance of the mounting head 43 can be simply shortened compared to the configuration in which each of the mounting tools 43 is provided. When the support substrate W is increased in size by 600 × 600 mm or more, it is effective in shortening the working time based on the shortening of the moving distance of the mounting head 43. In addition, in the mounting device 1 of the embodiment, the mounting of the four mounting tools 43a and 43b of the left and right mounting heads 43 is performed, and the row of the mounting area of the supporting substrate W is fixed. When the wire loading is performed, the moving distance of the mounting head 43 can be further shortened.

又,即便左右實裝頭43分別具備2個實裝工具43a、43b,也將實裝位置作為一定的位置,使支持基板W的各實裝區域依序位於一定的實裝位置後,以左右實裝頭43交互進行半導體晶片t的實裝時,由一方的實裝頭實裝半導體晶片的期間,另一方的實裝頭待機。其中,即便各實裝頭備複數實裝工具,也無法將工時充分地縮短。再來,即將左右實裝頭43的實裝位置,分別在左右設定個別的實裝位置,到左右實裝頭43進行的半導體晶片的實裝結束為止,也無法使支持基板移動。在該情形中,也有產生實裝頭的待機時間之虞,阻害工時的縮短。Further, even if the left and right mounting heads 43 are provided with the two mounting tools 43a and 43b, respectively, the mounting position is set to a constant position, and the mounting areas of the support substrate W are sequentially placed at a fixed mounting position, and then left and right. When the mounting head 43 alternately mounts the semiconductor wafer t, the other mounting head stands by while the semiconductor wafer is mounted by one of the mounting heads. Among them, even if the actual mounting head is equipped with a plurality of mounting tools, the working hours cannot be sufficiently shortened. In addition, the mounting positions of the left and right mounting heads 43 are set to the respective mounting positions on the right and left sides, and the support substrate cannot be moved until the mounting of the semiconductor wafer by the left and right mounting heads 43 is completed. In this case, there is also a delay in the standby time for the actual head, and the shortening of the work time is prevented.

在實施形態的實裝裝置1中,左右實裝頭43分別具備2個的合計4個實裝工具43a、43b,通常在一定的實裝線上實裝半導體晶片t,同時調整左右實裝頭43的間隔以左右實裝頭43同時實裝半導體晶片成為可能。又,以一方的實裝頭43的一方的實裝工具43a實裝半導體晶片t後,由另一方的實裝工具43b進行的半導體晶片t的實裝,藉由移動實裝頭43來實施。因此,能夠縮短或減少以左右的實裝頭43實裝半導體晶片t時的待機時間。亦即,左右實裝頭43分別具備的實裝工具43a、43b進行的半導體晶片t的實裝,能更有效率地實施。藉此,能夠有效率地實於合計4個實裝工具43a、43b進行的半導體晶片t等的電子部件的實裝,再來也能夠縮短作為實裝裝置1全體的工時。In the mounting device 1 of the embodiment, the left and right mounting heads 43 are provided with two total of four mounting tools 43a and 43b, and the semiconductor wafer t is usually mounted on a fixed mounting line, and the left and right mounting heads 43 are adjusted. It is possible to mount semiconductor wafers simultaneously with the left and right mounting heads 43. Further, after the semiconductor wafer t is mounted on one of the mounting tools 43a of one of the mounting heads 43, the mounting of the semiconductor wafer t by the other mounting tool 43b is performed by moving the mounting head 43. Therefore, the standby time when the semiconductor wafer t is mounted on the left and right mounting heads 43 can be shortened or reduced. In other words, the mounting of the semiconductor wafer t by the mounting tools 43a and 43b provided in the left and right mounting heads 43 can be more efficiently performed. By this, it is possible to efficiently assemble the electronic components such as the semiconductor wafer t by the four mounting tools 43a and 43b, and it is possible to shorten the number of man-hours as the entire mounting device 1.

上述實施形態的實裝裝置1,如圖13所示,在1個實裝區域MA實裝複數種類的半導體晶片t1、t2、t3等情形、或實裝1種類或複數種類的半導體晶片t及二極體或電容等情形是有效的。如同前述,在1個實裝區域實裝複數種類的電子部件時,因為有產生在1個實裝區域(封裝)內的複數電子部件的相對位置偏差之虞,在曝光時修正於1個實裝區域(封裝)組入1個半導體晶片的單一晶片封裝所能適用的實裝誤差的技術在適用上是困難的。因此,有提高複數電子部件的實裝時的位置精度自體的必要。針對這點,實施形態的實裝裝置1因為能夠提高包含半導體晶片t的各個電子部件的實裝精度,即便在1個實裝區域內實裝複數電子部件時,也能夠提高在1個實裝區域內的複數電子部件的相對位置精度。As shown in FIG. 13, the mounting device 1 of the above-described embodiment mounts a plurality of types of semiconductor wafers t1, t2, and t3 in one mounting area MA, or mounts one or more types of semiconductor wafers t and Conditions such as diodes or capacitors are effective. As described above, when a plurality of types of electronic components are mounted in one mounting area, there is a difference in relative positional deviation of the plurality of electronic components in one mounting area (package), and is corrected to one in the exposure. The technique of mounting errors applicable to a single wafer package in which a semiconductor wafer is mounted in a package (package) is difficult to apply. Therefore, there is a need to improve the positional accuracy of the mounting of the plurality of electronic components. In this regard, the mounting device 1 of the embodiment can improve the mounting accuracy of each electronic component including the semiconductor wafer t, and can improve the mounting performance even when a plurality of electronic components are mounted in one mounting region. The relative positional accuracy of the complex electronic components in the area.

此外,在上述實施形態中,說明對支持基板W在一定的實裝線上實裝半導體晶片t者。該一定的實裝線,可以設定在實裝裝置1中通常不會改變的Y方向上的相同位置者,例如,也可以是因應支持基板W的大小等條件在Y方向上可設定變更的位置。沿著X方向設定的實裝線,至少從成為實裝對象的電子部件的實裝開始到實裝結束之間,保持在一定的位置者即可以。Further, in the above embodiment, the case where the semiconductor wafer t is mounted on the support substrate W on a fixed mounting line will be described. The predetermined mounting line may be set to the same position in the Y direction that is not normally changed in the mounting device 1, and may be, for example, a position that can be set in the Y direction in response to conditions such as the size of the supporting substrate W. . The mounting line set along the X direction may be at least a position from the start of mounting of the electronic component to be mounted to the end of mounting.

又,在上述實施形態中,補正載台21的移動誤差的載台補正資料,在載台21的可移動範圍的全域取得也可以,至少在使支持基板W上的各實裝區域位於實裝位置時於載台21移動的範圍內取得即可。又,關於補正實裝工具43a、43b的移動位置誤差的工具補正資料也一樣,在實裝工具43a、43b的可移動範圍的全域取得也可以,至少在使支持基板W上的各實裝區域實裝半導體晶片t時於實裝工具43a、43b的移動的範圍內取得也可以。再來,載台補正資料及工具補正資料,也可以使用載台21的移動位置誤差及實裝工具43a、43b的移動位置誤差的實測值,也可以是抵消移動位置誤差的補正值等,將實測值加工者。主要是用以補正載台21及實裝工具43a、43b的移動位置誤差的資料即可。Further, in the above-described embodiment, the stage correction data for correcting the movement error of the stage 21 may be obtained over the entire movable range of the stage 21, and at least the mounting area on the support substrate W may be mounted. The position may be acquired within the range in which the stage 21 moves. Further, the tool correction data for correcting the movement position error of the mounting tools 43a and 43b may be obtained in the entire range of the movable range of the mounting tools 43a and 43b, and at least the mounting area on the support substrate W may be provided. When the semiconductor wafer t is mounted, it may be obtained within the range of movement of the mounting tools 43a and 43b. Further, the stage correction data and the tool correction data may be used by using the movement position error of the stage 21 and the actual measurement value of the movement position error of the mounting tools 43a and 43b, or the correction value for canceling the movement position error. Measured value processor. It is mainly used to correct the movement position error of the stage 21 and the mounting tools 43a and 43b.

在上述實施形態的實裝裝置1中,雖以在支持基板W上將半導體晶片t,以電極形成面(上面)朝上的狀態實裝的面朝上實裝之例作為主要說明,但不以此為限,在支持基板W上將半導體晶片t,以電極形成面朝下的狀態實裝的面朝下實裝也能適用。In the mounting device 1 of the above-described embodiment, an example in which the semiconductor wafer t is mounted on the support substrate W with the electrode forming surface (upper surface) facing upward is mainly described as an example. On the other hand, the semiconductor wafer t can be mounted on the support substrate W with the surface on which the electrode formation surface faces downward.

以實施形態的實裝裝置1實於面朝下實裝時,不將以移載部30的吸附噴嘴37a、37b取出的半導體晶片t載置於中間載台31,而藉由反轉機構37e、37f使吸附噴嘴37a、37b上下反轉。以該狀態,在中間載台31上使吸附噴嘴37a、37b移動,從吸附噴嘴37a、37b將半導體晶片t收授至實裝部40的實裝工具43a、43b。When the mounting device 1 of the embodiment is mounted face down, the semiconductor wafer t taken out by the adsorption nozzles 37a and 37b of the transfer unit 30 is not placed on the intermediate stage 31, and the reversing mechanism 37e is used. 37f causes the adsorption nozzles 37a and 37b to be inverted upside down. In this state, the adsorption nozzles 37a and 37b are moved on the intermediate stage 31, and the semiconductor wafer t is taken up from the adsorption nozzles 37a and 37b to the mounting tools 43a and 43b of the mounting unit 40.

在實裝工具43a、43b收授半導體晶片t後的動作,能夠與上述工程(4)一樣而進行。此外,在實裝前的半導體晶片t的位置檢出,雖也能夠使用晶片辨識攝影機44a~44d,但將從下側攝像吸附保持於實裝工具43a、43b的半導體晶片t的攝影機,配置於中間載台31的附近、或取代中間載台31而配置也可以。為什麼呢?因為在面朝下接合中,半導體晶片t雖以電極形成面朝下的狀態吸附保持於實裝工具43a、43b,但因半導體晶片t的對準標記通常設於電極形成面,晶片辨識攝影機44a~44d無法攝像半導體晶片t的對準標記。The operation after the semiconductor wafer t is received by the mounting tools 43a and 43b can be performed in the same manner as the above-described item (4). In addition, although the wafer identification cameras 44a to 44d can be used for detecting the position of the semiconductor wafer t before mounting, the camera of the semiconductor wafer t that is sucked and held by the mounting tools 43a and 43b from the lower side is disposed on the camera. The intermediate stage 31 may be disposed in the vicinity of or in place of the intermediate stage 31. why? Since the semiconductor wafer t is adsorbed and held by the mounting tools 43a and 43b with the electrode forming surface facing downward in the face-down bonding, the alignment mark of the semiconductor wafer t is usually provided on the electrode forming surface, and the wafer identification camera 44a is provided. ~44d cannot capture the alignment mark of the semiconductor wafer t.

在這裡,設置以從下側攝像吸附保持於實裝工具43a、43b的半導體晶片t的攝影機的話,能夠直接攝像吸附保持於實裝工具43a、43b的半導體晶片t的對準標記。利用晶片辨識攝影機44a~44d時,在利用晶圓辨識攝影機38檢出半導體晶片t的對準標記的位置的階段,預先辨識對準標記與半導體晶片t的外形位置間的位置關係。接著,半導體晶片t被吸附保持於實裝工具43a、43b後,通過實裝工具43a、43b藉由晶片辨識攝影機44a~44d攝像半導體晶片t,基於從該攝像影像取得到的半導體晶片t的外形位置、和預先辨識到的對準標記與半導體晶片t的外形位置的位置關係,檢出吸附保持於實裝工具43a、43b的半導體晶片t的位置即可。Here, when a camera that adsorbs and holds the semiconductor wafer t held by the mounting tools 43a and 43b from the lower side is provided, the alignment mark of the semiconductor wafer t held by the mounting tools 43a and 43b can be directly imaged. When the wafer identification cameras 44a to 44d are used, the positional relationship between the alignment marks and the outer shape position of the semiconductor wafer t is recognized in advance at the stage where the wafer identification camera 38 detects the position of the alignment mark of the semiconductor wafer t. Next, after the semiconductor wafer t is adsorbed and held by the mounting tools 43a and 43b, the semiconductor wafer t is imaged by the wafer identification cameras 44a to 44d by the mounting tools 43a and 43b, based on the shape of the semiconductor wafer t obtained from the image pickup image. The positional relationship between the position and the previously recognized alignment mark and the outer shape position of the semiconductor wafer t may be detected and held at the position of the semiconductor wafer t held by the mounting tools 43a and 43b.

在上述實施形態中,雖說明在左右實裝頭43分別設置2個實裝工具43a、43b之例,但不限於此,實裝工具之數為3個以上也可以。但是,因為實裝工具之數變多會導致近接間隔變大,因應實裝半導體晶片t的支持基板W的大小設定較佳。在本實施形態例示的600×600mm的支持基板W中,相對於1個實裝頭43的實裝工具之數為2~3個較佳。In the above-described embodiment, an example in which two mounting tools 43a and 43b are provided in each of the left and right mounting heads 43 is described. However, the number of mounting tools may be three or more. However, since the number of mounting tools increases, the proximity interval becomes large, and the size of the support substrate W on which the semiconductor wafer t is mounted is preferably set. In the 600 × 600 mm support substrate W exemplified in the present embodiment, the number of mounting tools with respect to one of the mounting heads 43 is preferably 2 to 3.

又,在上述實施形態中,說明作為第1實裝頭在左側配置1個實裝頭43,作為第2實裝頭在右側配置1個實裝頭43之例,但不限於此,在左右分別配置複數實裝頭43也可以。亦即,第1及第2實裝頭並非一定要分別以單一實裝頭構成,以複數實裝頭構成也可以。此時,複數實裝頭在Y方向排列配置,以能在XYZθ方向分別獨立移動的方式構成即可。此時,支持Y方向移動裝置41a的支持框架41,可以在複數實裝頭共用,在每個實裝頭個別設置也可以。In the above-described embodiment, an example in which one of the mounting heads 43 is disposed on the left side as the first mounting head and one of the mounting heads 43 is disposed on the right side as the second mounting head is described. However, the present invention is not limited thereto. It is also possible to separately configure the plurality of mounting heads 43. In other words, the first and second mounting heads are not necessarily required to be constituted by a single solid head, and may be constituted by a plurality of solid heads. In this case, the plurality of mounting heads may be arranged in the Y direction, and may be configured to be independently movable in the XYZθ direction. At this time, the support frame 41 supporting the Y-direction moving device 41a may be shared by a plurality of solid heads, and may be provided individually for each of the mounting heads.

再來,在上述實施形態中,支持基板W並不在每個實裝區域設置位置檢出用的標記,雖說明在封裝部件的製造工程的過程中除去者,但不限於此。根據實施形態的實裝裝置及實裝方法,例如在每個實裝區域具有位置檢出用的標記,即相對於作為封裝部件的一部分使用的那種基板,當然不用依賴位置檢出用的標記,也能高精度且高效率地實裝半導體晶片(電子部件)。 [實施例]Further, in the above-described embodiment, the support substrate W is not provided with a mark for position detection in each of the mounting regions, and is described as being removed during the manufacturing process of the package member, but is not limited thereto. According to the mounting apparatus and the mounting method of the embodiment, for example, a mark for position detection is provided in each of the mounting regions, that is, a substrate for use as a part of the package member is of course not required to be used for the mark for position detection. It is also possible to mount a semiconductor wafer (electronic component) with high precision and high efficiency. [Examples]

接著,說明有關本發明的實施例及其評價結果。Next, examples of the present invention and evaluation results thereof will be described.

(實施例1)   利用上述實施形態的實裝裝置1,以以下的條件在支持基板上實際進行半導體晶片的實裝。目標實裝精度為±7μm以內,目標工時為0.45秒以內。 <實裝條件>   ・半導體晶片t的大小:4mm×4mm   ・實裝數(縱×橫):每1實裝頭為14個×7個(計98個)   每1實裝工具為7個×7個(計49個)×4實裝工具   ・實裝間距(縱×橫):每1實裝頭為12mm×60mm   每1實裝工具為24mm×60mm   ・接合時間:0.1秒   ・接合荷重:5N(牛頓)(Example 1) Using the mounting device 1 of the above-described embodiment, the mounting of the semiconductor wafer was actually performed on the support substrate under the following conditions. The target mounting accuracy is within ±7μm and the target working time is within 0.45 seconds. <Finishing conditions> ・The size of the semiconductor wafer t: 4mm × 4mm ・The number of mountings (vertical × horizontal): 14 × 7 for each 1 mounting head (98) 1 for each 1 mounting tool × 7 (49) × 4 mounting tools and mounting pitch (longitudinal × horizontal): 12 mm × 60 mm per 1 mounting head 24 mm × 60 mm per 1 mounting tool ・ Engagement time: 0.1 second ・ Bonding load: 5N (Newton)

圖15為假想地表示在支持基板W上設定的實裝區域。但是,在實際的支持基板W僅設置全域標記,無法辨視實裝區域。如圖15所示,在測定用的支持基板W上,相對於左右實裝頭43的各實裝工具43a、43b,分別設定在X方向7個位置、Y方向7個位置的49個實裝區域。將左側實裝頭43的左實裝工具43a的實裝區域以符號A1~A49、左側實裝頭43的右實裝工具43b的實裝區域以符號B1~B49、右側實裝頭43的左實裝工具43a的實裝區域以符號C1~C49、右側實裝頭43的右實裝工具43b的實裝區域以符號D1~D49表示。Fig. 15 is a view schematically showing a mounting area set on the support substrate W. However, in the actual support substrate W, only the global mark is set, and the mounting area cannot be recognized. As shown in FIG. 15, in the support substrate W for measurement, 49 mountings are set in seven positions in the X direction and seven positions in the Y direction with respect to the mounting tools 43a and 43b of the right and left mounting heads 43, respectively. region. The mounting area of the left mounting tool 43a of the left mounting head 43 is indicated by the symbols A1 to A49 and the mounting area of the right mounting tool 43b of the left mounting head 43 by the symbols B1 to B49 and the left of the right mounting head 43. The mounting area of the mounting tool 43a is indicated by the symbols C1 to C49 and the mounting area of the right mounting tool 43b of the right mounting head 43 by symbols D1 to D49.

又,與左右實裝頭43一同,左實裝工具43a的實裝區域以反白的四角(□)、右實裝工具43b的實裝區域以塗黑的四角(■)表示。在支持基板W的左半分的區域,設定左側實裝頭43的各實裝工具43a、43b的實裝區域,在右半分的區域設定右側實裝頭43的各實裝工具43a、43b的實裝區域。左右實裝工具43a、43b的實裝區域,以在X方向交互配置的方式設定。實裝區域的間隔設定成12mm。也就是說,關於X方向,將合計14個實裝區域以12mm間隔設定關於Y方向,以60mm間隔分別設定7個實裝區域。Further, together with the left and right mounting heads 43, the mounting area of the left mounting tool 43a is indicated by the four corners of the opposite sides (□) and the mounting area of the right mounting tool 43b by blackened corners (■). The mounting area of each of the mounting tools 43a and 43b of the left mounting head 43 is set in the left half of the support substrate W, and the mounting tools 43a and 43b of the right mounting head 43 are set in the right half of the area. Loading area. The mounting areas of the left and right mounting tools 43a and 43b are set so as to be alternately arranged in the X direction. The interval of the mounting area is set to 12 mm. In other words, in the X direction, a total of 14 mounting areas are set at intervals of 12 mm with respect to the Y direction, and seven mounting areas are respectively set at intervals of 60 mm.

如圖15所示,與左半部的區域及右半部的區域一同,將左上的實裝區域A1、C1作為開始點,在圖中虛線箭頭所示的X方向以折返的軌跡,藉由左右實裝工具43a、43b交互進行實裝。從各實裝頭43的實裝工具43a、43b吸附保持第1個半導體晶片t,左側的實裝工具43a朝向第1個實裝區域A1開始下降的時點,到右側的實裝工具43b在結束最後(第49個)的半導體晶片t的實裝並上升結束至原來的高度的時點為止的經過時間(將其稱為「實裝所需時間」。)為41.2秒。藉此,將實裝於支持基板W的98個半導體晶片t的實裝位置偏差利用檢查裝置進行測定。其結果顯示於表1。As shown in FIG. 15, together with the area of the left half and the area of the right half, the upper left mounting areas A1 and C1 are used as starting points, and the X direction indicated by the dotted arrow in the figure is a reentry path. The left and right mounting tools 43a, 43b are interactively mounted. When the first semiconductor wafer t is sucked and held from the mounting tools 43a and 43b of the mounting heads 43, the left mounting tool 43a starts to descend toward the first mounting area A1, and the right mounting tool 43b ends. The elapsed time (referred to as "time required for mounting") of the final (49th) semiconductor wafer t and the rise of the original height is 41.2 seconds. Thereby, the mounting position deviation of the 98 semiconductor wafers t mounted on the support substrate W is measured by an inspection apparatus. The results are shown in Table 1.

在表1中,將圖15的實裝區域的符號以英文字母與數字分別表示。亦即,對應實裝工具43a、43b的英文字母(A、B、C、D)作為表的列記載,數字作為表的行記載。將各實裝區域中的半導體晶片t的向X方向及Y方向的位置偏差量在每個實裝工具43a、43b表示。此外,單位為微米[μm]。在各實裝工具43a、43b的半導體晶片t的實裝位置偏差的資料之下,分別記載每個實裝工具43a、43b的位置偏差的平均值、最小值、最大值、最大值與最小值的寬度、σ值、3σ值,在其右側記載將所有實裝位置偏差的資料作為對象的同值。In Table 1, the symbols of the mounting area of Fig. 15 are indicated by English letters and numbers, respectively. That is, the English letters (A, B, C, and D) corresponding to the mounting tools 43a and 43b are listed as a table, and the numbers are described as rows in the table. The amount of positional deviation of the semiconductor wafer t in the X direction and the Y direction in each of the mounting regions is indicated by each of the mounting tools 43a and 43b. In addition, the unit is micrometer [μm]. Under the data of the mounting position deviation of the semiconductor wafer t of each of the mounting tools 43a and 43b, the average value, the minimum value, the maximum value, the maximum value, and the minimum value of the positional deviation of each of the mounting tools 43a and 43b are respectively described. The width, the σ value, and the 3σ value are described on the right side of the data of all the mounting position deviations as the same value of the object.

如表1所示,半導體晶片t的X方向的位置偏差的最大值,為右側實裝頭43的右實裝工具43b造成的實裝區域編號D1的3.1μm,最小值為右側實裝頭43的左實裝工具43a造成的實裝區域編號C35的-3.3μm。又,Y方向的位置偏差的最大值,為左側實裝頭43的右實裝工具43b造成的實裝區域編號B2的3.2μm,最小值為右側實裝頭43的右實裝工具43b造成的實裝區域編號D43的-2.8μm。確認到196個半導體晶片t的實裝精度,都在目標的±7μm以內。因實裝所需時間為41.2秒,1個半導體晶片t的實裝所需要的時間為41.2秒/98個=0.42秒。因此,工時為0.42秒,每1小時的生產數為約8570個(=3600秒/0.42秒)。As shown in Table 1, the maximum value of the positional deviation of the semiconductor wafer t in the X direction is 3.1 μm of the mounting area number D1 caused by the right mounting tool 43b of the right mounting head 43, and the minimum value is the right mounting head 43. The left mounting tool 43a causes the mounting area number C35 to be -3.3 μm. Further, the maximum value of the positional deviation in the Y direction is 3.2 μm of the mounting area number B2 by the right mounting tool 43b of the left mounting head 43, and the minimum value is caused by the right mounting tool 43b of the right mounting head 43. The mounting area number D43 is -2.8 μm. It was confirmed that the mounting accuracy of the 196 semiconductor wafers t was within ±7 μm of the target. Since the time required for mounting is 41.2 seconds, the time required for the mounting of one semiconductor wafer t is 41.2 seconds / 98 = 0.42 seconds. Therefore, the working time is 0.42 seconds, and the number of production per hour is about 8570 (= 3600 seconds / 0.42 seconds).

(比較例1)   除了不使用載台補正資料及工具補正資料,以與實施例1相同的條件將半導體晶片t實裝至支持基板W的各實裝區域。將實裝於支持基板W的196個半導體晶片t的實裝位置偏差利用檢查裝置進行測定的結果顯示於表2。(Comparative Example 1) The semiconductor wafer t was mounted on each of the mounting regions of the support substrate W under the same conditions as in the first embodiment except that the stage correction data and the tool correction data were not used. The results of measurement of the mounting position deviation of the 196 semiconductor wafers t mounted on the support substrate W by the inspection apparatus are shown in Table 2.

如表2所示,半導體晶片t的X方向的位置偏差的最大值,為左側實裝頭43的右實裝工具43b造成的實裝區域編號B7的8.8μm,最小值為右側實裝頭43的左實裝工具43a造成的實裝區域編號C43的-27.0μm。Y方向的位置偏差的最大值,為右側實裝頭43的左實裝工具43a造成的實裝區域編號C23的23.7μm,最小值為右側實裝頭43的左實裝工具43a造成的實裝區域編號C45的-22.7μm。在比較例1中,確認到半導體晶片t的實裝精度完全無法滿足在目標的±7μm以內。As shown in Table 2, the maximum value of the positional deviation of the semiconductor wafer t in the X direction is 8.8 μm of the mounting area number B7 caused by the right mounting tool 43b of the left mounting head 43, and the minimum value is the right mounting head 43. The left mounting tool 43a has a mounting area number C43 of -27.0 μm. The maximum value of the positional deviation in the Y direction is 23.7 μm of the mounting area number C23 caused by the left mounting tool 43a of the right mounting head 43, and the minimum value is the mounting of the left mounting tool 43a of the right mounting head 43. The area number C45 is -22.7 μm. In Comparative Example 1, it was confirmed that the mounting accuracy of the semiconductor wafer t was not able to satisfy the target within ±7 μm.

此外,雖已說明了本發明的幾個實施形態,但該等實施形態僅作為例示,並沒有限定本發明的範圍的意圖。該等新穎的實施形態,也可以利用其他的各種形態來實施,在不脫離發明要旨的範圍內,可以進行各種省略、置換、變更。該等實施形態及其變形,在包含於發明的範圍及要旨中的同時,也包含申請專利範圍中所記載之發明及其均等範圍。The embodiments of the present invention have been described, but the embodiments are merely illustrative and are not intended to limit the scope of the invention. The various embodiments of the invention may be carried out in various other forms, and various omissions, substitutions and changes may be made without departing from the scope of the invention. The invention and its modifications are intended to be included within the scope and spirit of the invention.

1‧‧‧實裝裝置1‧‧‧Installation device

10‧‧‧部件供應部10‧‧‧ Parts Supply Department

11‧‧‧晶圓環11‧‧‧ wafer ring

12‧‧‧晶圓環支架12‧‧‧ Wafer ring bracket

20‧‧‧載台部20‧‧‧Depot

21‧‧‧載台21‧‧‧ stage

22‧‧‧XY移動機構22‧‧‧XY mobile mechanism

30,30A,30B‧‧‧移載部30, 30A, 30B‧‧‧Transportation Department

31‧‧‧中間載台31‧‧‧Intermediate stage

37‧‧‧移載頭37‧‧‧Transfer head

40,40A,40B‧‧‧實裝部40, 40A, 40B‧‧‧Secure Department

41‧‧‧支持框架41‧‧‧Support framework

41a‧‧‧Y方向移動裝置41a‧‧‧Y direction mobile device

42a‧‧‧X方向移動裝置42a‧‧‧X direction mobile device

43‧‧‧實裝頭43‧‧‧Finished head

43a,43b‧‧‧實裝工具43a, 43b‧‧‧Installation tools

43c,43d‧‧‧Z方向移動裝置43c, 43d‧‧‧Z direction mobile device

43f‧‧‧基板辨識攝影機43f‧‧‧Substrate identification camera

44‧‧‧攝像單元44‧‧‧ camera unit

44a,44b,44c,44d‧‧‧晶片辨識攝影機44a, 44b, 44c, 44d‧‧‧ wafer identification camera

50‧‧‧控制部50‧‧‧Control Department

51‧‧‧記憶部51‧‧‧Memory Department

W‧‧‧支持基板W‧‧‧Support substrate

t‧‧‧半導體晶片t‧‧‧Semiconductor wafer

T‧‧‧半導體晶圓T‧‧‧Semiconductor Wafer

[圖1] 表示實施形態的實裝裝置的平面圖。   [圖2] 表示實施形態的實裝裝置的正視圖。   [圖3] 表示實施形態的實裝裝置的右側視圖。   [圖4] 表示實施形態的實裝裝置的構成的區塊圖。   [圖5] 表示實施形態的實裝裝置的實裝工具進行的實裝動作的組合的圖。   [圖6] 表示實施形態的實裝裝置中的基板載台及實裝工具的校正工程的準備工程的圖。   [圖7] 表示實施形態的實裝裝置中的基板載台及實裝工具的校正工程的圖。   [圖8] 表示實施形態的實裝裝置的動作狀態的一例的平面圖,表示交換晶圓環的動作狀態的圖。   [圖9] 用以說明實施形態的實裝裝置中的基板載台的移動位置誤差的補正方法的圖。   [圖10] 表示實施形態的實裝裝置的動作狀態的一例的平面圖,表示左右的移載頭及左右的實裝頭分別位於不同位置的狀態的圖。   [圖11] 表示實施形態的實裝裝置的正視圖,將部件供應部與左右的移載部省略表示的圖。   [圖12] 表示實施形態的實裝裝置的正視圖,將部件供應部與移載部全體省略表示的圖。   [圖13] 表示使用實施形態的實裝裝置在1個實裝區域實裝的電子部件的一例的平面圖。   [圖14] 表示實施形態的封裝部件的製造工程的流程圖。   [圖15] 表示使用實施例1及比較例1的實裝裝置實裝半導體晶片的支持基板的平面圖。Fig. 1 is a plan view showing a mounting device of an embodiment. Fig. 2 is a front elevational view showing the mounting device of the embodiment. Fig. 3 is a right side view showing the mounting device of the embodiment. Fig. 4 is a block diagram showing the configuration of a mounting device of the embodiment. Fig. 5 is a view showing a combination of mounting operations performed by a mounting tool of the mounting device of the embodiment. Fig. 6 is a view showing a preparation process of a substrate stage and a tool for correcting a mounting tool in the mounting device of the embodiment. Fig. 7 is a view showing a calibration process of a substrate stage and a mounting tool in the mounting device of the embodiment. FIG. 8 is a plan view showing an example of an operation state of the mounting device according to the embodiment, and shows an operation state of the exchange wafer ring. Fig. 9 is a view for explaining a method of correcting a movement position error of a substrate stage in the mounting device of the embodiment. [Fig. 10] A plan view showing an example of an operation state of the mounting device according to the embodiment, showing a state in which the left and right transfer heads and the left and right mounting heads are located at different positions. Fig. 11 is a front elevational view showing the mounting device of the embodiment, and the component supply portion and the left and right transfer portions are omitted. Fig. 12 is a front elevational view showing the mounting device of the embodiment, and the entire component supply unit and the transfer unit are omitted. Fig. 13 is a plan view showing an example of an electronic component mounted in one mounting area using the mounting device of the embodiment. Fig. 14 is a flow chart showing a manufacturing process of a package member according to an embodiment. Fig. 15 is a plan view showing a support substrate on which a semiconductor wafer is mounted using the mounting devices of the first embodiment and the comparative example 1.

Claims (11)

一種在支持基板實裝電子部件的電子部件的實裝裝置,具備:   載台部,其具備:載置具有實裝前述電子部件的複數實裝區域的前述支持基板的載台、及在與沿著水平方向的一方向的X方向垂直的Y方向使前述載台移動的載台移動機構;   實裝部,其具備:沿著前述X方向配置且分別具有保持前述電子部件的複數實裝工具的第1及第2實裝頭、及藉由前述複數實裝工具使保持前述電子部件的前述第1及第2實裝頭在沿著前述X方向設定的實裝線上移動的實裝頭移動機構;   第1辨識部,其辨識載置於前述載台上的前述支持基板的全體位置;   第2辨識部,其辨識保持於前述第1及第2實裝頭的前述複數實裝工具的前述電子部件的位置;   記憶部,其記憶有:補正前述載台移動機構造成的前述載台的移動位置誤差的載台補正資料、及補正前述實裝頭移動機構造成的前述實裝線上的前述第1及第2實裝頭的在每個前述複數實裝工具的移動位置誤差的工具補正資料;   控制部,其基於由前述第1辨識部辨識到的前述支持基板的位置資料、記憶於前述記憶部的前述載台補正資料、由前述第2辨識部辨識到的保持於前述複數實裝工具的前述電子部件的位置資料、及記憶於前述記憶部的前述工具補正資料,以將前述支持基板中的沿著前述X方向的前述實裝區域之列在前述實裝線上依序配置,同時將配置於前述實裝線的複數前述實裝區域的前述電子部件以前述第1及第2實裝頭分擔實裝的方式,控制前述載台移動機構及前述實裝頭移動機構的動作。An apparatus for mounting an electronic component in which a substrate is mounted on an electronic component, comprising: a stage portion including: a stage on which the support substrate having a plurality of mounting regions of the electronic component is mounted; and a stage moving mechanism that moves the stage in a Y direction perpendicular to the X direction in one direction in the horizontal direction, and a mounting unit that includes a plurality of mounting tools arranged along the X direction and each of which holds the electronic component The first and second mounting heads, and the mounting head moving mechanism that moves the first and second mounting heads holding the electronic component on the mounting line set along the X direction by the plurality of mounting tools a first identification unit that identifies an entire position of the support substrate placed on the stage; and a second identification unit that identifies the electronic component of the plurality of mounting tools held by the first and second mounting heads a position of the component; the memory portion includes: a correction data for the stage that corrects a movement position error of the stage caused by the stage moving mechanism, and a correction of the head movement of the mounting head a tool correction data for the movement position error of each of the plurality of mounting tools of the first and second mounting heads on the mounting line, and a control unit based on the aforementioned identification by the first identification unit Position data of the support substrate, the stage correction data stored in the memory unit, position data of the electronic component held by the plurality of mounting tools recognized by the second identification unit, and the aforementioned memory stored in the memory unit The tool correction data is arranged such that the rows of the mounting regions along the X direction in the support substrate are sequentially arranged on the mounting line, and the electronic components disposed in the plurality of mounting regions of the mounting wires are arranged The operation of the stage moving mechanism and the mounting head moving mechanism is controlled so that the first and second mounting heads are shared. 如請求項1記載的實裝裝置,其中,前述載台具有能載置前述支持基板的大小,該支持基板具有在前述第1及第2實裝頭的於前述X方向上位於外側的前述實裝工具彼此的近接間隔的2倍以上的前述X方向的尺寸。The mounting device according to claim 1, wherein the stage has a size capable of mounting the support substrate, and the support substrate has the outer side of the first and second mounting heads located outside in the X direction The size of the aforementioned X direction is twice or more of the proximity of the mounting tools. 如請求項1記載的實裝裝置,其中,前述載台具有能載置前述支持基板的大小,該支持基板具有300mm以上的前述X方向的尺寸。The mounting device according to claim 1, wherein the stage has a size capable of mounting the support substrate, and the support substrate has a size of 300 mm or more in the X direction. 如請求項1至請求項3中任1項記載的實裝裝置,其中,前述實裝部在前述支持基板的1個前述實裝區域實裝複數前述電子部件。The mounting device according to any one of claims 1 to 3, wherein the mounting portion mounts the plurality of electronic components in one of the mounting regions of the support substrate. 如請求項1至請求項3中任1項記載的實裝裝置,更具備:部件供應部,其供應前述電子部件;   移載部,其具備:分別從前述部件供應部接收前述電子部件,將前述電子部件收授至前述第1或第2實裝頭的前述複數實裝工具的第1及第2移載噴嘴。The mounting device according to any one of claims 1 to 3, further comprising: a component supply unit that supplies the electronic component; and a transfer unit that receives the electronic component from the component supply unit, respectively The electronic component is supplied to the first and second transfer nozzles of the plurality of mounting tools of the first or second mounting head. 一種在支持基板實裝電子部件的電子部件的實裝方法,具備:   取得載置具有實裝前述電子部件的複數實裝區域的支持基板的載台的移動位置誤差,將補正前述移動位置誤差的載台補正資料記憶至記憶部的工程;   將分別設於沿水平方向的一方向的X方向配置的第1及第2實裝頭,且保持前述電子部件的複數實裝工具的移動位置誤差,在沿著前述X方向設定的實裝線上取得,將補正前述移動位置誤差的工具補正資料記憶至前述記憶部的工程;   在前述載台上載置前述支持基板,同時辨識載置於前述載台上的前述支持基板的全體位置的工程;   基於由前述支持基板的位置辨識工程得到的前述支持基板的位置資料及前述載台補正資料來補正前述載台的移動,同時以使前述複數實裝區域中沿著前述X方向的前述實裝區域的列依順位於前述實裝線的方式,使前述載台移動的工程;   以前述第1及第2實裝頭的前述複數實裝工具交互收授前述電子部件,辨識保持於前述複數實裝工具的前述電子部件的位置,同時基於辨識到的前述電子部件的位置資料及前述工具補正資料來補正前述第1及第2實裝頭的前述複數實裝工具的移動,並使前述第1及第2實裝頭在前述實裝線上移動,藉由前述第1及第2實裝頭的前述複數實裝工具使前述電子部件,在位於前述實裝線的前述實裝區域以前述第1及第2實裝頭分擔實裝的工程。A method of mounting an electronic component in which a substrate is mounted on an electronic component, comprising: acquiring a movement position error of a stage on which a support substrate having a plurality of mounting regions of the electronic component is mounted; and correcting the movement position error The stage correction data is stored in the memory unit; the first and second mounting heads are disposed in the X direction in one direction in the horizontal direction, and the movement position error of the plurality of mounting tools of the electronic component is maintained. Obtaining, in the mounting line set along the X direction, a tool for correcting the tool correction data for correcting the movement position error to the memory unit; placing the support substrate on the stage and identifying the carrier on the stage The entire position of the support substrate; the position data of the support substrate obtained by the position recognition project of the support substrate and the stage correction data to correct the movement of the stage, and at the same time in the plurality of mounting areas The row of the above-mentioned mounting area along the aforementioned X direction is located on the side of the aforementioned mounting line a process of moving the stage; the electronic component is interactively received by the plurality of mounting tools of the first and second mounting heads, and the position of the electronic component held by the plurality of mounting tools is recognized and identified based on the identification The positional data of the electronic component and the tool correction data obtained to correct the movement of the plurality of mounting tools of the first and second mounting heads, and moving the first and second mounting heads on the mounting line The electronic component is shared by the first and second mounting heads in the mounting area of the mounting line by the plurality of mounting tools of the first and second mounting heads. 如請求項6記載的實裝方法,其中,前述支持基板具有在前述第1及第2實裝頭的於前述X方向上位於外側的前述實裝工具彼此的近接間隔的2倍以上的前述X方向的尺寸。The mounting method according to claim 6, wherein the support substrate has the X that is twice or more the distance between the mounting tools of the first and second mounting heads located outside the X direction. The size of the direction. 如請求項6記載的實裝方法,其中,前述支持基板具有300mm以上的前述X方向的尺寸。The mounting method according to claim 6, wherein the support substrate has a size in the X direction of 300 mm or more. 如請求項6至請求項8中任1項記載的實裝方法,其中,前述實裝工程具備在前述支持基板的1個前述實裝區域實裝複數前述電子部件的工程。The mounting method according to any one of the preceding claims, wherein the mounting process includes a process of mounting the plurality of electronic components in one of the mounting regions of the support substrate. 一種封裝部件的製造方法,具備:在支持基板的複數實裝區域分別實裝電子部件的工程、藉由將實裝於前述複數實裝區域的前述電子部件總括地密封形成疑似晶圓或擬似面板的工程、及藉由在前述疑似晶圓或擬似面板的前述電子部件上形成再配線層來製造封裝部件的工程;其中,   前述電子部件的實裝工程,具備:   取得載置前述支持基板的載台的移動位置誤差,將補正前述移動位置誤差的載台補正資料記憶至記憶部的工程;   將分別設於沿水平方向的一方向的X方向配置的第1及第2實裝頭,且保持前述電子部件的複數實裝工具的移動位置誤差,在沿著前述X方向設定的實裝線上取得,將補正前述移動位置誤差的工具補正資料記憶至前述記憶部的工程;   在前述載台上載置前述支持基板,同時辨識載置於前述載台上的前述支持基板的全體位置的工程;   基於由前述支持基板的位置辨識工程得到的前述支持基板的位置資料及前述載台補正資料來補正前述載台的移動,同時以使前述複數實裝區域中沿著前述X方向的前述實裝區域的列依順位於前述實裝線的方式,使前述載台移動的工程;   以前述第1及第2實裝頭的前述複數實裝工具交互收授前述電子部件,辨識保持於前述複數實裝工具的前述電子部件的位置,同時基於辨識到的前述電子部件的位置資料及前述工具補正資料來補正前述第1及第2實裝頭的前述複數實裝工具的移動,並使前述第1及第2實裝頭在前述實裝線上移動,藉由前述第1及第2實裝頭的前述複數實裝工具使前述電子部件,在位於前述實裝線的前述實裝區域以前述第1及第2實裝頭分擔實裝的工程。A method of manufacturing a package member, comprising: separately mounting an electronic component in a plurality of mounting regions of a support substrate, and collectively sealing the electronic component mounted in the plurality of mounting regions to form a suspected wafer or a pseudo panel And a process for manufacturing a package component by forming a rewiring layer on the electronic component of the suspected wafer or the pseudo panel; wherein the mounting of the electronic component includes: acquiring a carrier on which the support substrate is placed The movement position error of the stage, the stage correction data for correcting the movement position error is memorized to the memory unit; and the first and second solid heads arranged in the X direction in one direction in the horizontal direction are held and held The movement position error of the plurality of mounting tools of the electronic component is obtained on a mounting line set along the X direction, and the tool correction data for correcting the movement position error is stored in the memory unit; The support substrate simultaneously recognizes the entirety of the support substrate placed on the stage Fixing the movement of the stage based on the position data of the support substrate obtained by the position recognition project of the support substrate and the stage correction data, and simultaneously making the plurality of mounting areas along the X direction a step of moving the stage in such a manner that the row of the mounting area is located in the mounting line; and the electronic component is interactively received by the plurality of mounting tools of the first and second mounting heads And correcting the movement of the plurality of mounting tools of the first and second mounting heads based on the position information of the electronic component and the tool correction data of the plurality of mounting tools; The first and second mounting heads are moved on the mounting line, and the electronic component is placed in the mounting area of the mounting line by the plurality of mounting tools of the first and second mounting heads. The first and second actual heads share the work of the installation. 如請求項10所記載的封裝部件的製造方法,其中,前述電子部件的實裝工程具備在前述支持基板的1個前述實裝區域實裝複數前述電子部件的工程。The method of manufacturing a package member according to claim 10, wherein the mounting of the electronic component includes a process of mounting the plurality of electronic components in one of the mounting regions of the support substrate.
TW107125423A 2017-08-01 2018-07-24 Electronic device mounting device and mounting method, and manufacturing method of packaged component TWI683388B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017149192A JP6781677B2 (en) 2017-08-01 2017-08-01 Electronic component mounting equipment and mounting method, and package component manufacturing method
JP2017-149192 2017-08-01

Publications (2)

Publication Number Publication Date
TW201911462A true TW201911462A (en) 2019-03-16
TWI683388B TWI683388B (en) 2020-01-21

Family

ID=65370256

Family Applications (2)

Application Number Title Priority Date Filing Date
TW108130627A TWI698952B (en) 2017-08-01 2018-07-24 Electronic device mounting device and mounting method, and package component manufacturing method
TW107125423A TWI683388B (en) 2017-08-01 2018-07-24 Electronic device mounting device and mounting method, and manufacturing method of packaged component

Family Applications Before (1)

Application Number Title Priority Date Filing Date
TW108130627A TWI698952B (en) 2017-08-01 2018-07-24 Electronic device mounting device and mounting method, and package component manufacturing method

Country Status (3)

Country Link
JP (1) JP6781677B2 (en)
KR (1) KR102156690B1 (en)
TW (2) TWI698952B (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020262783A1 (en) * 2019-06-26 2020-12-30 우영관 Method for attaching member plate for attachment to printed circuit board by using automatic correction function
CN112447555B (en) * 2019-08-29 2024-05-14 芝浦机械电子装置株式会社 Electronic component mounting apparatus
JP7350696B2 (en) 2019-08-29 2023-09-26 芝浦メカトロニクス株式会社 Electronic component mounting equipment
WO2022158076A1 (en) * 2021-01-19 2022-07-28 パナソニックIpマネジメント株式会社 Component mounting device and component mounting method
JP7565240B2 (en) * 2021-03-19 2024-10-10 ファスフォードテクノロジ株式会社 Die bonding apparatus and method for manufacturing semiconductor device
JP7795539B2 (en) * 2021-07-15 2026-01-07 株式会社Fuji Production support system and production support method
KR102544074B1 (en) * 2021-07-30 2023-06-15 엘지전자 주식회사 Apparatus for electronic component mounting and control method thereof
KR102904308B1 (en) 2022-03-23 2025-12-24 시바우라 메카트로닉스 가부시끼가이샤 Electronic component mounting device and mounting method
KR102743535B1 (en) * 2022-05-20 2024-12-16 시바우라 메카트로닉스 가부시끼가이샤 Mounting apparatus and mounting method
CN115172220B (en) * 2022-07-14 2023-05-02 先之科半导体科技(东莞)有限公司 Diode packaging equipment
CN116169074B (en) * 2023-02-24 2024-01-23 江苏福明太阳能有限公司 Manufacturing method and equipment for electronic components
JP2024130261A (en) * 2023-03-14 2024-09-30 オムロン株式会社 Position measurement device, position measurement method, and position measurement program
WO2025134780A1 (en) * 2023-12-19 2025-06-26 東京エレクトロン株式会社 Bonding device, bonding system, and bonding method

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4839535B2 (en) * 2001-07-13 2011-12-21 ソニー株式会社 Coordinate correction method, coordinate correction apparatus, and reference correction jig
DE10296993T5 (en) 2001-08-08 2004-08-05 Matsushita Electric Industrial Co., Ltd., Kadoma Device and method for assembling electronic components
JP2007072714A (en) 2005-09-06 2007-03-22 Csk Holdings Corp Image service provision device and reception terminal for image data
KR101014293B1 (en) * 2005-12-22 2011-02-16 시바우라 메카트로닉스 가부시키가이샤 Mounting device and mounting method of electronic parts
JP4665863B2 (en) 2006-08-08 2011-04-06 パナソニック株式会社 Electronic component mounting method
US8339445B2 (en) * 2007-06-28 2012-12-25 Yamaha Hatsudoki Kabushiki Kaisha Component placing apparatus
JP5030843B2 (en) 2008-04-14 2012-09-19 芝浦メカトロニクス株式会社 Electronic component mounting apparatus and mounting method
JP5344145B2 (en) * 2008-12-25 2013-11-20 澁谷工業株式会社 Method for aligning electronic component and substrate in bonding apparatus
JP5420483B2 (en) * 2010-06-30 2014-02-19 ヤマハ発動機株式会社 Component conveying method, component conveying apparatus and component mounting apparatus
JP5358529B2 (en) * 2010-07-23 2013-12-04 ヤマハ発動機株式会社 Mounting machine
JP2013004615A (en) * 2011-06-14 2013-01-07 Hitachi High-Tech Instruments Co Ltd Electronic component mounting device and electronic component mounting method
JP2013058520A (en) 2011-09-07 2013-03-28 Dainippon Screen Mfg Co Ltd Lithography apparatus, data correction apparatus, method for forming re-wiring layer, and method for correcting data
JP5774968B2 (en) * 2011-11-15 2015-09-09 ヤマハ発動機株式会社 Component transfer device and suction position adjustment method in component transfer device
JP2013187434A (en) * 2012-03-09 2013-09-19 Fujitsu Ltd Semiconductor device, method for manufacturing the same, electronic equipment, and substrate
WO2014157134A1 (en) * 2013-03-28 2014-10-02 東レエンジニアリング株式会社 Mounting method and mounting device
CN105637626A (en) * 2013-08-14 2016-06-01 豪锐恩科技私人有限公司 Apparatus and method for bonding a plurality of semiconductor chips onto a substrate
JP6320239B2 (en) * 2013-09-24 2018-05-09 日東電工株式会社 Semiconductor chip sealing thermosetting resin sheet and semiconductor package manufacturing method

Also Published As

Publication number Publication date
TW201943008A (en) 2019-11-01
TWI683388B (en) 2020-01-21
JP2019029563A (en) 2019-02-21
KR102156690B1 (en) 2020-09-16
TWI698952B (en) 2020-07-11
JP6781677B2 (en) 2020-11-04
KR20190013670A (en) 2019-02-11

Similar Documents

Publication Publication Date Title
TWI683388B (en) Electronic device mounting device and mounting method, and manufacturing method of packaged component
TWI673803B (en) Mounting device and mounting method for electronic parts, and manufacturing method of package parts
KR102186384B1 (en) Die bonding apparatus and manufacturing method of semiconductor device
KR102194372B1 (en) Use of placeable marker components for a staged placement of components on a carrier
KR102417464B1 (en) Electronic component bonding apparatus
CN112331582B (en) Chip mounting device and method of manufacturing semiconductor device
TWI752603B (en) Mounting device for electronic parts
JP5362404B2 (en) Manufacturing method of semiconductor integrated circuit device
US6954272B2 (en) Apparatus and method for die placement using transparent plate with fiducials
KR102442373B1 (en) Placement Device and Placement Method
JP2023143741A (en) Electronic component mounting equipment and mounting method
KR20230138423A (en) Electronic component mounting device and mounting method
CN116805599A (en) Electronic component mounting apparatus and mounting method
JP5647312B2 (en) Manufacturing method of semiconductor integrated circuit device
CN114302635A (en) Component mounting system and component mounting method