TW201709439A - Electronic component package and stacked package structure including same - Google Patents
Electronic component package and stacked package structure including same Download PDFInfo
- Publication number
- TW201709439A TW201709439A TW105114641A TW105114641A TW201709439A TW 201709439 A TW201709439 A TW 201709439A TW 105114641 A TW105114641 A TW 105114641A TW 105114641 A TW105114641 A TW 105114641A TW 201709439 A TW201709439 A TW 201709439A
- Authority
- TW
- Taiwan
- Prior art keywords
- electronic component
- frame
- disposed
- component package
- hole
- Prior art date
Links
Classifications
-
- H10W70/09—
-
- H10W72/241—
-
- H10W72/9413—
-
- H10W90/724—
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Materials Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Ceramic Engineering (AREA)
Abstract
一種電子構件封裝包括:框架,含有金屬系材料或陶瓷系材料並具有貫穿孔;電子構件,安置於所述貫穿孔中;絕緣部,至少覆蓋所述框架的上部部分及所述電子構件的上部部分;結合部,至少局部地安置於所述框架與所述絕緣部之間;以及重新分配部,安置於所述框架及所述電子構件的一側。An electronic component package includes: a frame containing a metal-based material or a ceramic-based material and having a through hole; an electronic component disposed in the through hole; and an insulating portion covering at least an upper portion of the frame and an upper portion of the electronic component a portion; at least partially disposed between the frame and the insulating portion; and a redistribution portion disposed on one side of the frame and the electronic component.
Description
本發明是有關於一種電子構件封裝及一種包括其的堆疊封裝結構。The present invention relates to an electronic component package and a stacked package structure including the same.
電子構件封裝被定義為用於將電子構件電性連接至印刷電路板(printed circuit board,PCB)(例如電子裝置的主板等)、並保護電子構件不受外部影響的封裝技術,並且與將電子構件嵌置於例如插板基板(interposer substrate)等印刷電路板中的技術有所區別。同時,與電子構件相關的技術發展的當前顯著趨勢之一是減小電子構件的尺寸。因而,在封裝領域中,隨著對微型化電子構件等的需求的快速增加,已經需要實作具有緊湊的尺寸且包括多個引腳的電子構件封裝。The electronic component package is defined as a packaging technology for electrically connecting an electronic component to a printed circuit board (PCB) (for example, a motherboard of an electronic device, etc.) and protecting the electronic component from external influences, and Techniques in which components are embedded in a printed circuit board such as an interposer substrate differ. At the same time, one of the current significant trends in the development of technology related to electronic components is to reduce the size of electronic components. Thus, in the field of packaging, with the rapid increase in demand for miniaturized electronic components and the like, it has been required to implement an electronic component package having a compact size and including a plurality of leads.
為滿足上述技術需求,所建議的一種封裝技術為利用在晶圓上所形成的電子構件的電極焊墊的重新分配配線的晶圓級封裝(wafer level package,WLP)。所述晶圓級封裝的實例包括扇入(fan-in)式晶圓級封裝及扇出(fan-out)式晶圓級封裝。具體而言,扇出式晶圓級封裝具有減小的尺寸且有利於實作多個引腳。因而,近來,扇出式晶圓級封裝已得到積極開發。To meet the above technical requirements, one proposed packaging technique is a wafer level package (WLP) that utilizes the redistribution wiring of the electrode pads of the electronic components formed on the wafer. Examples of the wafer level package include a fan-in wafer level package and a fan-out wafer level package. In particular, fan-out wafer level packages have reduced size and facilitate implementation of multiple pins. Thus, recently, fan-out wafer level packaging has been actively developed.
同時,隨著電子構件的效能改善,可對電子構件中所產生的熱進行有效處理的散熱結構已變得重要。此外,需要顯著地減少因構成所述電子構件封裝的各構件的熱膨脹係數(coefficient of thermal expansion,CTE)之間的差異而發生的翹曲。At the same time, as the performance of electronic components is improved, heat dissipation structures that can efficiently treat heat generated in electronic components have become important. Further, it is necessary to significantly reduce the warpage which occurs due to the difference between the coefficients of thermal expansion (CTE) of the respective members constituting the electronic component package.
本發明的態樣可提供一種具有改善的散熱特性及翹曲特性的電子構件封裝及一種包括其的堆疊封裝結構。Aspects of the present invention can provide an electronic component package having improved heat dissipation characteristics and warpage characteristics and a stacked package structure including the same.
根據本發明的態樣,可引入一種可利用例如Fe-Ni系合金、陶瓷系材料等具有優異散熱特性且可適用於改善翹曲特性的材料來加強電子構件封裝的剛性的框架。According to the aspect of the invention, it is possible to introduce a frame which can enhance the rigidity of the electronic component package by using a material having excellent heat dissipation characteristics such as an Fe-Ni-based alloy or a ceramic-based material and which is suitable for improving warpage characteristics.
在下文中,將參照附圖來闡述本發明。在附圖中,為清晰起見,可誇大及縮短構件的形狀及尺度。Hereinafter, the present invention will be explained with reference to the drawings. In the drawings, the shapes and dimensions of the components may be exaggerated and shortened for clarity.
電子裝置Electronic device
圖1是示意性地說明電子裝置系統的實例的方塊圖。參照圖1,電子裝置1000中可容置有母板1010。晶片相關構件1020、網路相關構件1030、其他構件1040等可物理地連接至及/或電性連接至母板1010。該些構件可連接至以下將闡述的其他構件以形成各種訊號線1090。FIG. 1 is a block diagram schematically illustrating an example of an electronic device system. Referring to FIG. 1, a motherboard 1010 can be housed in the electronic device 1000. Wafer related components 1020, network related components 1030, other components 1040, etc. can be physically connected to and/or electrically connected to motherboard 1010. The components can be coupled to other components as will be described below to form various signal lines 1090.
晶片相關構件1020可包括:記憶體晶片,例如揮發性記憶體(例如,動態隨機存取記憶體(dynamic random access memory,DRAM))、非揮發性記憶體(例如,唯讀記憶體(read only memory,ROM))、快閃記憶體等;應用處理器晶片,例如中央處理器(例如,中央處理單元(central processing unit,CPU))、圖形處理器(例如,圖形處理單元(graphic processing unit,GPU))、數位訊號處理器、密碼學處理器(cryptographic processor)、微處理器、微控制器等;邏輯晶片,例如類比-數位轉換器(analog-to-digital converter)、應用專用積體電路(application-specific integrated circuit,ASIC)等;以及類似構件。然而,晶片相關構件1020並非僅限於此,而是亦可包括其他類型的晶片相關構件。此外,該些構件1020可彼此組合。The wafer related component 1020 may include: a memory chip such as a volatile memory (eg, dynamic random access memory (DRAM)), non-volatile memory (eg, read only memory (read only) Memory, ROM), flash memory, etc.; application processor chips, such as a central processing unit (eg, a central processing unit (CPU)), a graphics processor (eg, a graphics processing unit (graphic processing unit) GPU)), digital signal processor, cryptographic processor, microprocessor, microcontroller, etc.; logic chip, such as analog-to-digital converter, application-specific integrated circuit (application-specific integrated circuit, ASIC), etc.; and similar components. However, the wafer related component 1020 is not limited thereto, but may include other types of wafer related components. Further, the members 1020 can be combined with each other.
網路相關構件1030可包括例如以下協定:無線保真(wireless fidelity,Wi-Fi)(電氣及電子工程師學會(Institute of Electrical and Electronics Engineers,IEEE)802.11家族等)、全球互通微波存取(worldwide interoperability for microwave access,WiMAX)(IEEE 802.16家族等)、IEEE 802.20、長期演進(long term evolution,LTE)、僅支援資料的演進(evolution data only,Ev-DO)、高速封包存取+(high speed packet access +,HSPA+)、高速下行封包存取+(high speed downlink packet access +,HSDPA+)、高速上行封包存取+(high speed uplink packet access +,HSUPA+)、增強型資料GSM環境(enhanced data GSM environment,EDGE)、全球行動通訊系統(global system for mobile communications,GSM)、全球定位系統(global positioning system,GPS)、通用封包無線電服務(general packet radio service,GPRS)、分碼多重存取(code division multiple access,CDMA)、分時多重存取(time division multiple access,TDMA)、數位增強型無線電訊(digital enhanced cordless telecommunications,DECT)、藍芽、3G協定、4G協定、5G協定、及繼上述協定之後命名的任何其他無線協定及有線協定。然而,網路相關構件1030並非僅限於此,且亦可包括多個其他無線標準或協定或者有線標準或協定中的任一者。此外,該些構件1030可與上述晶片相關構件1020一起相互組合。Network related components 1030 may include, for example, the following protocols: wireless fidelity (Wi-Fi) (Institute of Electrical and Electronics Engineers (IEEE) 802.11 family, etc.), global interoperability microwave access (worldwide) Interoperability for microwave access (WiMAX) (IEEE 802.16 family, etc.), IEEE 802.20, long term evolution (LTE), evolution data only (Ev-DO), high speed packet access + (high speed Packet access +, HSPA+), high speed downlink packet access + (HSDPA+), high speed uplink packet access + (HSUPA+), enhanced data GSM environment (enhanced data GSM) Environment, EDGE), global system for mobile communications (GSM), global positioning system (GPS), general packet radio service (GPRS), code division multiple access (code) Division multiple access, CDMA), Time division multiple access (TDMA), digital enhanced cordless telecommunications (DECT), Bluetooth, 3G, 4G, 5G, and any other wireless named after the above agreement Agreements and cable agreements. However, network related component 1030 is not limited thereto and may include any of a number of other wireless standards or protocols or wired standards or protocols. Further, the members 1030 may be combined with each other with the wafer related member 1020 described above.
其他構件1040可包括高頻電感器、鐵氧體電感器(ferrite inductor)、功率電感器、鐵氧體珠粒、低溫共燒陶瓷(low temperature co-firing ceramic,LTCC)、電磁干擾(electromagnetic interference,EMI)濾波器、多層陶瓷電容器(multilayer ceramic capacitor,MLCC)等。然而,其他構件1040並非僅限於此,而是亦可包括用於各種其他目的的被動構件等。此外,該些構件1040可與以上所述晶片相關構件1020及/或網路相關構件1030一起相互組合。Other components 1040 may include a high frequency inductor, a ferrite inductor, a power inductor, a ferrite bead, a low temperature co-firing ceramic (LTCC), and an electromagnetic interference. , EMI) filters, multilayer ceramic capacitors (MLCC), etc. However, the other members 1040 are not limited thereto, but may include passive members or the like for various other purposes. Moreover, the members 1040 can be combined with each other with the wafer related member 1020 and/or the network related member 1030 described above.
依其種類而定,電子裝置1000可包括可物理地連接至及/或電性連接至母板1010或者可不物理地連接至及/或不電性連接至母板1010的其他構件。該些其他構件可包括例如照相機1050、天線1060、顯示器1070、電池1080、音訊編解碼器(圖中未示出)、視訊編解碼器(圖中未示出)、功率放大器(圖中未示出)、羅盤(圖中未示出)、加速度計(圖中未示出)、陀螺儀(圖中未示出)、揚聲器(圖中未示出)、大容量儲存器(例如,硬碟驅動機)(圖中未示出)、光碟(compact disk,CD)(圖中未示出)、數位多功能光碟(digital versatile disk,DVD)(圖中未示出)等。然而,該些其他構件並非僅限於此,而是依電子裝置1000的種類而定亦可包括用於各種目的的其他構件。Depending on its type, electronic device 1000 can include other components that can be physically connected to and/or electrically connected to motherboard 1010 or that may not be physically connected to and/or not electrically connected to motherboard 1010. The other components may include, for example, a camera 1050, an antenna 1060, a display 1070, a battery 1080, an audio codec (not shown), a video codec (not shown), a power amplifier (not shown) Out), compass (not shown), accelerometer (not shown), gyroscope (not shown), speaker (not shown), mass storage (eg, hard drive) A drive machine (not shown), a compact disk (CD) (not shown), a digital versatile disk (DVD) (not shown), and the like. However, the other components are not limited thereto, but may include other components for various purposes depending on the type of the electronic device 1000.
電子裝置1000可為智慧型電話、個人數位助理、數位攝影機、數位照相機(digital still camera)、網路系統、電腦、監視器、平板電腦(tablet)、膝上型電腦、隨身型易網機(netbook)、電視、視訊遊戲機(video game console)、智慧型手錶等。然而,電子裝置1000並非僅限於此,而是亦可為用於處理資料的任何其他電子裝置。The electronic device 1000 can be a smart phone, a personal digital assistant, a digital camera, a digital still camera, a network system, a computer, a monitor, a tablet, a laptop, a portable internet machine ( Netbook), TV, video game console, smart watches, etc. However, the electronic device 1000 is not limited thereto, but may be any other electronic device for processing data.
圖2是示意性地說明用於電子裝置中的電子構件封裝的實例的圖。所述電子構件封裝可出於各種目的而用於如上所述的各種電子裝置1000中。舉例而言,主板1110可容置於智慧型電話1100的主體1101中,且各種電子構件1120可物理地連接至及/或電性連接至主板1110。此外,可物理地連接至及/或電性連接至主板1110或者可不物理地連接至及/或不電性連接至主板1110的另一構件(例如,照相機1130)可容置於主體1101中。此處,電子構件1120中的某些電子構件1120可為如上所述的晶片相關構件,且電子構件封裝100可為例如晶片相關構件中的應用處理器,但並非僅限於此。2 is a diagram schematically illustrating an example of an electronic component package used in an electronic device. The electronic component package can be used in various electronic devices 1000 as described above for various purposes. For example, the main board 1110 can be housed in the main body 1101 of the smart phone 1100, and the various electronic components 1120 can be physically connected to and/or electrically connected to the main board 1110. Moreover, another component (eg, camera 1130) that may be physically coupled to and/or electrically coupled to main board 1110 or that may not be physically connected to and/or not electrically connected to main board 1110 may be housed in body 1101. Here, some of the electronic components 1120 in the electronic component 1120 may be wafer related components as described above, and the electronic component package 100 may be, for example, an application processor in a wafer related component, but is not limited thereto.
電子構件封裝Electronic component package
圖3是示意性地說明電子構件封裝的實例的剖視圖。圖4是電子構件封裝沿圖3所示的線I-I’截取的示意性平面圖。參照圖3及圖4,根據實例的電子構件封裝100A可包括具有貫穿孔110X的框架110、安置於貫穿孔110X中的電子構件120、至少覆蓋框架110的上部部分及電子構件120的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111、以及安置於框架110及電子構件120下方的重新分配部130及140。FIG. 3 is a cross-sectional view schematically illustrating an example of an electronic component package. Fig. 4 is a schematic plan view of the electronic component package taken along line I-I' shown in Fig. 3. 3 and 4, the electronic component package 100A according to an example may include a frame 110 having a through hole 110X, an electronic member 120 disposed in the through hole 110X, at least an upper portion covering the frame 110, and an upper portion of the electronic member 120. The insulating portion 150 is at least partially disposed at a joint portion 111 between the frame 110 and the insulating portion 150, and redistribution portions 130 and 140 disposed under the frame 110 and the electronic member 120.
使用框架110的目的可為支撐電子構件封裝100A,且藉由框架110,電子構件封裝100A的剛性可得到維持且電子構件封裝100A的厚度的均勻性可得到確保。框架110可具有上表面110A及與上表面110A相對的下表面110B。此處,貫穿孔110X可穿透於上表面110A與下表面110B之間。電子構件120可安置於貫穿孔110X中。The purpose of using the frame 110 may be to support the electronic component package 100A, and by the frame 110, the rigidity of the electronic component package 100A can be maintained and the uniformity of the thickness of the electronic component package 100A can be ensured. The frame 110 may have an upper surface 110A and a lower surface 110B opposite the upper surface 110A. Here, the through hole 110X may penetrate between the upper surface 110A and the lower surface 110B. The electronic component 120 may be disposed in the through hole 110X.
框架110可含有金屬系材料或陶瓷系材料。由於框架110的熱膨脹係數(CTE)與電子構件120的熱膨脹係數(CTE)之間的差異可顯著地減小,因此電子構件封裝100A的翹曲可減少。此外,由於所述金屬系材料或陶瓷系材料具有較通用模製樹脂、預浸體(pre-preg)等大的導熱率,因此散熱特性亦可得到改善。此外,作為形成貫穿孔110X的製程,可執行蝕刻製程而不執行雷射鑽孔製程。因此,可在根本上移除由異物導致的缺陷。作為金屬系材料或陶瓷系材料,可使用具有優異的剛性及導熱率的合金。此處,所述合金可為例如Fe-Ni系合金(恆範鋼)等含有至少鐵的合金,但並非僅限於此。作為另一選擇,在其中使用例如氧化鋯系(ZrO2 )材料、氧化鋁系(Al2 O3 )材料、碳化矽系(SiC)材料及氮化矽系(Si3 N4 )材料等陶瓷系材料代替所述合金的情形中,可達成相同的效果。The frame 110 may contain a metal-based material or a ceramic-based material. Since the difference between the coefficient of thermal expansion (CTE) of the frame 110 and the coefficient of thermal expansion (CTE) of the electronic member 120 can be remarkably reduced, the warpage of the electronic component package 100A can be reduced. Further, since the metal-based material or the ceramic-based material has a large thermal conductivity higher than that of a general-purpose molding resin, a pre-preg, or the like, heat dissipation characteristics can also be improved. Further, as a process of forming the through hole 110X, an etching process may be performed without performing a laser drilling process. Therefore, defects caused by foreign matter can be fundamentally removed. As the metal-based material or the ceramic-based material, an alloy having excellent rigidity and thermal conductivity can be used. Here, the alloy may be, for example, an alloy containing at least iron such as an Fe—Ni-based alloy (Hengfan steel), but is not limited thereto. Alternatively, ceramics such as a zirconia-based (ZrO 2 ) material, an alumina-based (Al 2 O 3 ) material, a tantalum carbide (SiC) material, and a tantalum nitride (Si 3 N 4 ) material are used therein. The same effect can be achieved in the case where the material is substituted for the alloy.
框架110的材料可具有為1W/mK或大於1W/mK的導熱率,例如為約10W/mK至15W/mK左右。具有小於1W/mK的導熱率的通用模製樹脂、預浸體等在散熱方面尤顯弱勢。然而,在其中框架110含有具有優異導熱率的金屬系材料或陶瓷系材料的情形中,所述金屬系材料或陶瓷系材料的導熱率是高的(1W/mK或大於1W/mK),且因此散熱特性可得到改善。所述導熱率可利用相關技術中眾所習知的導熱率量測工具來量測。The material of the frame 110 may have a thermal conductivity of 1 W/mK or greater than 1 W/mK, for example, from about 10 W/mK to about 15 W/mK. A general-purpose molded resin having a thermal conductivity of less than 1 W/mK, a prepreg, and the like are particularly disadvantageous in terms of heat dissipation. However, in the case where the frame 110 contains a metal-based material or a ceramic-based material having excellent thermal conductivity, the thermal conductivity of the metal-based material or the ceramic-based material is high (1 W/mK or more than 1 W/mK), and Therefore, the heat dissipation characteristics can be improved. The thermal conductivity can be measured using a thermal conductivity measurement tool as is known in the related art.
框架110的材料的CTE可為10 ppm/℃或小於10 ppm/℃,例如為約1 ppm/℃至8 ppm/℃左右。所述電子構件(例如,積體電路)具有為約2 ppm/℃至3 ppm/℃左右的CTE,而通用模製樹脂、預浸體等具有為12 ppm/℃至50 ppm/℃的高CTE。因而,電子構件的CTE與通用模製樹脂、預浸體等的CTE之間的差異可為大的,且因此可能易於產生翹曲。相反地,在其中框架110含有金屬系材料或陶瓷系材料的情形中,框架的CTE可降至10 ppm/℃或小於10 ppm/℃。如此一來,框架的CTE與電子構件的CTE之間的差異可顯著地減小,且因此所述電子構件封裝在製程之間發生的翹曲或所述電子構件封裝的成品的翹曲可得到改善。CTE可在例如100℃至400℃的溫度範圍內利用熱機械分析儀(thermo-mechanical analyzer)等量測。The material of the frame 110 may have a CTE of 10 ppm/° C. or less than 10 ppm/° C., for example, from about 1 ppm/° C. to about 8 ppm/° C. The electronic component (for example, an integrated circuit) has a CTE of about 2 ppm/° C. to 3 ppm/° C., and a general molded resin, a prepreg, or the like has a height of 12 ppm/° C. to 50 ppm/° C. CTE. Thus, the difference between the CTE of the electronic component and the CTE of the general molded resin, the prepreg or the like can be large, and thus warpage can be easily generated. Conversely, in the case where the frame 110 contains a metal-based material or a ceramic-based material, the CTE of the frame may be reduced to 10 ppm/° C. or less than 10 ppm/° C. As a result, the difference between the CTE of the frame and the CTE of the electronic component can be significantly reduced, and thus the warpage of the electronic component package between the processes or the warpage of the finished product package can be obtained. improve. The CTE can be measured using a thermo-mechanical analyzer or the like in a temperature range of, for example, 100 ° C to 400 ° C.
框架110的材料可具有為100GPa或大於100GPa的彈性模量,例如為約130GPa至160GPa左右。通用模製樹脂、預浸體等具有為數十GPa的彈性模量。因而,其難以維持剛性。相反地,在其中框架110的材料具有為100GPa或大於100GPa的彈性模量的情形中,剛性可得以另外確保,且因此製程性質可得到改善,並且所述電子構件封裝的成品的翹曲可減少。所述彈性模量被定義為應力與變形之間的比率,且可藉由KS M 3001、KS M 527-3、ASTM D882等中規定的張力試驗來量測。The material of the frame 110 may have an elastic modulus of 100 GPa or more, for example, about 130 GPa to 160 GPa. The general molded resin, the prepreg, and the like have an elastic modulus of several tens of GPa. Therefore, it is difficult to maintain rigidity. Conversely, in the case where the material of the frame 110 has an elastic modulus of 100 GPa or more, the rigidity can be additionally ensured, and thus the process property can be improved, and the warpage of the finished product of the electronic component package can be reduced . The modulus of elasticity is defined as the ratio between stress and deformation and can be measured by a tensile test as specified in KS M 3001, KS M 527-3, ASTM D882, and the like.
框架110在其橫截面中的厚度並無特別限制,且可根據電子構件120在其橫截面中的厚度來設計。舉例而言,依電子構件120的種類而定,框架110的厚度可為約100µm至500µm左右。The thickness of the frame 110 in its cross section is not particularly limited and may be designed according to the thickness of the electronic member 120 in its cross section. For example, depending on the type of electronic component 120, the thickness of the frame 110 may be about 100 μm to 500 μm.
結合部111可有利於框架110與絕緣部150之間的結合。結合部111可安置於至少框架110與絕緣部150之間,且可形成於例如框架110的上表面110A及/或下表面110B上。此外,結合部111亦可形成於貫穿孔110X的內壁上。結合部111可由例如銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、或其合金等傳導性材料形成。結合部111可具有較用於形成框架110的金屬系材料或陶瓷系材料大的導熱率。此外,電子構件封裝100A的散熱特性可藉由在貫穿孔110X的內壁上形成的結合部111等而得到改善。The joint portion 111 can facilitate the bonding between the frame 110 and the insulating portion 150. The joint portion 111 may be disposed between at least the frame 110 and the insulating portion 150, and may be formed, for example, on the upper surface 110A and/or the lower surface 110B of the frame 110. Further, the joint portion 111 may be formed on the inner wall of the through hole 110X. The bonding portion 111 may be formed of a conductive material such as copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead (Pb), or an alloy thereof. The joint portion 111 may have a larger thermal conductivity than the metal-based material or the ceramic-based material used to form the frame 110. Further, the heat dissipation characteristics of the electronic component package 100A can be improved by the joint portion 111 formed on the inner wall of the through hole 110X or the like.
結合部111可連接至在重新分配層130的傳導性圖案132中充當接地(GND)圖案的重新分配圖案。自電子構件120發出的熱可經由結合部111而傳導至傳導性圖案132中的接地(GND)圖案以藉此耗散至電子構件封裝100A的下部部分。接地(GND)圖案亦可用於阻擋電磁波。然而,熱不一定僅限於如上所述般進行耗散,且即使在其中結合部111不連接至重新分配層130的重新分配圖案的情形中,仍可藉由輻射、對流等而耗散至下部部分。The bond portion 111 can be connected to a redistribution pattern that acts as a ground (GND) pattern in the conductive pattern 132 of the redistribution layer 130. Heat emitted from the electronic component 120 may be conducted to the ground (GND) pattern in the conductive pattern 132 via the bonding portion 111 to thereby be dissipated to the lower portion of the electronic component package 100A. The ground (GND) pattern can also be used to block electromagnetic waves. However, the heat is not necessarily limited to being dissipated as described above, and even in the case where the bonding portion 111 is not connected to the redistribution pattern of the redistribution layer 130, it can be dissipated to the lower portion by radiation, convection, or the like. section.
電子構件120可為各種主動構件(例如,二極體、真空管、電晶體等)或被動構件(例如,電感器、電容器、電阻器等)。作為另一選擇,電子構件120可為積體電路(integrated circuit,IC)晶片,積體電路晶片表示其中將數百至數百萬個或更多個元件整合於一起的晶片。若需要,則電子構件120可為其中將積體電路以覆晶形式封裝的電子構件。所述積體電路可為應用處理器晶片,例如中央處理器(例如,CPU)、圖形處理器(例如,GPU)、數位訊號處理器、密碼學處理器、微處理器、微控制器等,但並非僅限於此。The electronic component 120 can be various active components (eg, diodes, vacuum tubes, transistors, etc.) or passive components (eg, inductors, capacitors, resistors, etc.). Alternatively, the electronic component 120 may be an integrated circuit (IC) wafer, which represents a wafer in which hundreds to millions of or more components are integrated together. If desired, the electronic component 120 can be an electronic component in which the integrated circuit is packaged in a flip chip form. The integrated circuit can be an application processor chip, such as a central processing unit (eg, a CPU), a graphics processor (eg, a GPU), a digital signal processor, a cryptographic processor, a microprocessor, a microcontroller, and the like. But it is not limited to this.
電子構件120可具有電性連接至重新分配部130及140的電極焊墊120P。使用電極焊墊120P的目的可為將電子構件120電性連接至外部,且電極焊墊120P的材料並無特別限制,只要其為傳導性材料即可。舉例而言,所述傳導性材料可為銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、或其合金,但並非僅限於此。電極焊墊120P可藉由重新分配部130及140而重新分配。電極焊墊120P可具有嵌置形式或突出形式。The electronic component 120 can have electrode pads 120P that are electrically connected to the redistribution portions 130 and 140. The purpose of using the electrode pad 120P may be to electrically connect the electronic component 120 to the outside, and the material of the electrode pad 120P is not particularly limited as long as it is a conductive material. For example, the conductive material may be copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead (Pb), or an alloy thereof. But it is not limited to this. The electrode pad 120P can be redistributed by the redistribution portions 130 and 140. The electrode pad 120P may have an embedded form or a protruding form.
在其中電子構件120為積體電路的情形中,電子構件120可具有主體(未由參考編號表示)、保護層(未由參考編號表示)、及電極焊墊120P。所述主體可在例如主動晶圓的基礎上形成。在此種情形中,可使用矽(Si)、鍺(Ge)、砷化鎵(GaAs)等作為主體的基材(basic material)。所述保護層可用於保護主體不受外部因素影響,且可由例如氧化物層、氮化物層等形成,或者可由氧化物層與氮化物層構成的雙層形成。例如銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、或其合金等傳導性材料可用作電極焊墊120P的材料。其上形成有電極焊墊120P的層可變為主動層。In the case where the electronic component 120 is an integrated circuit, the electronic component 120 may have a body (not denoted by reference numerals), a protective layer (not denoted by reference numerals), and an electrode pad 120P. The body can be formed on the basis of, for example, an active wafer. In this case, a base material in which bismuth (Si), germanium (Ge), gallium arsenide (GaAs), or the like is used as a main body can be used. The protective layer may be used to protect the host from external factors, and may be formed of, for example, an oxide layer, a nitride layer, or the like, or may be formed of a double layer composed of an oxide layer and a nitride layer. Conductive materials such as copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead (Pb), or alloys thereof can be used as the electrode pad 120P s material. The layer on which the electrode pad 120P is formed may become an active layer.
電子構件120在其橫截面中的厚度並無特別限制,且依電子構件120的種類而定可有所變化。舉例而言,在其中電子構件120為積體電路的情形中,電子構件120的厚度可為100µm至480µm左右,但並非僅限於此。為將電子構件120容置於框架110的貫穿孔110X內,框架110可包括被貫穿孔110X穿透過且距重新分配部130及140的距離不超過電子構件120的上表面與和其相對的電子構件120的其上形成有電極焊墊120P的下表面之間的距離的任意層。The thickness of the electronic member 120 in its cross section is not particularly limited and may vary depending on the kind of the electronic member 120. For example, in the case where the electronic component 120 is an integrated circuit, the thickness of the electronic component 120 may be about 100 μm to 480 μm, but is not limited thereto. In order to accommodate the electronic component 120 in the through hole 110X of the frame 110, the frame 110 may include electrons penetrated by the through hole 110X and spaced apart from the redistribution portions 130 and 140 by no more than the upper surface of the electronic component 120 and the opposite electrons thereof Any layer of the member 120 on which the distance between the lower surfaces of the electrode pads 120P is formed is formed.
使用重新分配部130及140的目的可為重新分配電子構件120的電極焊墊120P。具有各種功能的數十至數百個電極焊墊120P可藉由重新分配部130及140而重新分配,且依其功能而定可經由以下將闡述的第一外部連接端子165而被物理地連接至及/或電性連接至外部。The purpose of using the redistribution portions 130 and 140 may be to redistribute the electrode pads 120P of the electronic component 120. The tens to hundreds of electrode pads 120P having various functions can be redistributed by the redistribution portions 130 and 140, and can be physically connected via the first external connection terminal 165 which will be explained below according to their functions. To and/or electrically connected to the outside.
重新分配部130及140可由重新分配層130及140形成,重新分配層130及140分別包括絕緣層131及141、安置於絕緣層131及141上的傳導性圖案132及142、以及穿透過絕緣層131及141的傳導性通路133及143。儘管重新分配部130及140分別由多個重新分配層130及140形成,然而在根據實例的電子構件封裝100A中,重新分配部130及140並非僅限於此,且可由與圖3及圖4中所示者不同的單個重新分配層形成。此外,依設計特定細節而定,重新分配部130及140亦可由具有更多個層的多個重新分配層形成。The redistribution portions 130 and 140 may be formed by redistribution layers 130 and 140, which respectively include insulating layers 131 and 141, conductive patterns 132 and 142 disposed on the insulating layers 131 and 141, and through the insulating layer. Conductive paths 133 and 143 of 131 and 141. Although the redistribution sections 130 and 140 are respectively formed by the plurality of redistribution layers 130 and 140, in the electronic component package 100A according to the example, the redistribution sections 130 and 140 are not limited thereto, and may be associated with FIGS. 3 and 4 Different individual redistribution layers are formed as shown. Moreover, depending on the particular details of the design, redistribution portions 130 and 140 may also be formed from a plurality of redistribution layers having more layers.
可使用絕緣材料作為絕緣層131及141的材料。此處,所述絕緣材料可為:熱固性樹脂,例如環氧樹脂;熱塑性樹脂,例如聚醯亞胺樹脂;具有例如浸入於所述熱固性樹脂及所述熱塑性樹脂中的玻璃纖維及/或無機填料等加強材料的樹脂,例如預浸體、味之素構成膜(Ajinomoto Build up Film,ABF)、FR-4、雙馬來醯亞胺三嗪(Bismaleimide Triazine,BT)等。在其中使用例如感光成像介電(photo imagable dielectric,PID)樹脂等感光性絕緣材料作為絶緣層131及141的材料的情形中,絕緣層131及141可被形成為具有減小的厚度,且可易於實作精細的節距。絕緣層131及141的材料可彼此相同,或者若需要,則可彼此不同。絕緣層131及141的厚度亦並無特別限制。舉例而言,絕緣層131及141的除傳導性圖案132及142以外的厚度可為約5µm至20µm左右,且當慮及傳導性圖案132及142的厚度時,絕緣層131及141的厚度可為約15µm至70µm左右。An insulating material can be used as the material of the insulating layers 131 and 141. Here, the insulating material may be: a thermosetting resin such as an epoxy resin; a thermoplastic resin such as a polyimide resin; and having, for example, glass fibers and/or inorganic fillers immersed in the thermosetting resin and the thermoplastic resin. Resins of reinforcing materials, such as prepregs, Ajinomoto Build up Film (ABF), FR-4, Bismaleimide Triazine (BT), and the like. In the case where a photosensitive insulating material such as a photo imagable dielectric (PID) resin is used as the material of the insulating layers 131 and 141, the insulating layers 131 and 141 may be formed to have a reduced thickness and may be Easy to implement fine pitch. The materials of the insulating layers 131 and 141 may be identical to each other or may be different from each other if necessary. The thickness of the insulating layers 131 and 141 is also not particularly limited. For example, the thickness of the insulating layers 131 and 141 other than the conductive patterns 132 and 142 may be about 5 μm to 20 μm, and when the thicknesses of the conductive patterns 132 and 142 are taken into consideration, the thickness of the insulating layers 131 and 141 may be It is about 15 μm to 70 μm.
傳導性圖案132及142亦可充當重新分配圖案及/或焊墊圖案,且例如銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、或其合金等傳導性材料可用作傳導性圖案132及142的材料。依對應層的設計而定,傳導性圖案132及142可執行各種功能。舉例而言,第一配線層112B可充當接地(GND)圖案、電力(PWR)圖案、訊號(S)圖案等而作為重新分配圖案。此處,訊號(S)圖案可包括除接地(GND)圖案、電力(PWR)圖案等以外的各種訊號,例如資料訊號等。此外,傳導性圖案132及142可充當通路焊墊、外部連接端子焊墊等而作為焊墊圖案。傳導性圖案132及142的厚度亦無特別限制,但可為例如約10µm至50µm左右。The conductive patterns 132 and 142 may also function as a redistribution pattern and/or a pad pattern, and for example, copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni). A conductive material such as lead (Pb), or an alloy thereof may be used as the material of the conductive patterns 132 and 142. The conductive patterns 132 and 142 can perform various functions depending on the design of the corresponding layer. For example, the first wiring layer 112B may function as a ground (GND) pattern, a power (PWR) pattern, a signal (S) pattern, or the like as a redistribution pattern. Here, the signal (S) pattern may include various signals other than a ground (GND) pattern, a power (PWR) pattern, and the like, such as a data signal. In addition, the conductive patterns 132 and 142 may function as a via pad, an external connection terminal pad, or the like as a pad pattern. The thickness of the conductive patterns 132 and 142 is also not particularly limited, but may be, for example, about 10 μm to 50 μm.
若需要,則可在傳導性圖案142的被暴露出的部分上進一步形成表面處理層。所述表面處理層並無特別限制,只要其為相關技術中的所習知者即可,且可藉由例如電解鍍金、無電鍍金、有機可焊性保護劑(organic solderability preservative,OSP)、或無電鍍錫、無電鍍銀、無電鍍鎳/置換鍍金(electroless nickel plating/substituted gold plating)、直接浸金(direct immersion gold,DIG)鍍覆、熱空氣焊料均塗(hot air solder leveling,HASL)等而形成。If desired, a surface treatment layer can be further formed on the exposed portion of the conductive pattern 142. The surface treatment layer is not particularly limited as long as it is a person skilled in the related art, and can be, for example, electrolytic gold plating, electroless gold plating, organic solderability preservative (OSP), Or electroless tin plating, electroless nickel plating/substituted gold plating, direct immersion gold (DIG) plating, hot air solder leveling (HASL) ) formed.
傳導性通路133及143可將在不同的層上形成的傳導性圖案132及142電性連接至彼此以及電性連接至電極焊墊120P等,藉此在電子構件封裝100A內形成電性路徑。例如銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、或其合金等傳導性材料可用作傳導性通路133及143的材料。傳導性通路133及143亦可被完全填充以傳導性材料。作為另一選擇,可沿傳導性通路133及143的壁形成傳導性材料。此外,傳導性通路133及143可具有相關技術中習知的所有形狀,例如其中通路的直徑朝下表面變小的錐形形狀、其中通路的直徑朝下表面變大的倒錐形形狀、圓柱形形狀等。The conductive vias 133 and 143 can electrically connect the conductive patterns 132 and 142 formed on different layers to each other and to the electrode pads 120P and the like, thereby forming an electrical path within the electronic component package 100A. Conductive materials such as copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead (Pb), or alloys thereof may be used as the conductive path 133 And 143 materials. Conductive vias 133 and 143 can also be completely filled with a conductive material. Alternatively, a conductive material can be formed along the walls of the conductive vias 133 and 143. Further, the conductive paths 133 and 143 may have all shapes known in the related art, for example, a tapered shape in which the diameter of the passage becomes smaller toward the lower surface, a reverse tapered shape in which the diameter of the passage becomes larger toward the lower surface, and a cylinder Shape and so on.
使用絕緣部150的目的可為基本上保護電子構件120。為此,絕緣部150可覆蓋電子構件120。覆蓋形式並無特別限制,且可為對電子構件120進行封閉的形式。在根據實例的電子構件封裝100A中,絕緣部150亦可覆蓋框架110。此處,絕緣部150覆蓋目標構件的含義是因在絕緣部150與目標構件之間夾置有單獨的構件而使絕緣部150間接覆蓋目標構件且不直接接觸所述目標構件、以及絕緣部150直接覆蓋所述目標構件。亦即,所述覆蓋形式可為保護目標構件的至少上部部分的任意形式。舉例而言,即使在其中結合部110等如圖3及圖4中所示形成於框架110的上表面110A及/或貫穿孔110X的內壁上的情形中,仍可理解為絕緣部150覆蓋框架110。同時,絕緣部150可設置於框架110的貫穿孔110X內的其餘空間中。在此種情形中,依其詳細材料而定,絕緣部150可充當黏合劑,且亦可用於減少電子構件120的屈曲(buckling)。The purpose of using the insulating portion 150 may be to substantially protect the electronic component 120. To this end, the insulating portion 150 may cover the electronic component 120. The cover form is not particularly limited and may be in the form of closing the electronic component 120. In the electronic component package 100A according to the example, the insulating portion 150 may also cover the frame 110. Here, the meaning of the insulating portion 150 covering the target member is that the insulating portion 150 indirectly covers the target member and does not directly contact the target member, and the insulating portion 150 because a separate member is interposed between the insulating portion 150 and the target member. Directly covering the target component. That is, the cover form may be in any form that protects at least the upper portion of the target member. For example, even in the case where the joint portion 110 or the like is formed on the inner surface 110A of the frame 110 and/or the inner wall of the through hole 110X as shown in FIGS. 3 and 4, it can be understood that the insulating portion 150 is covered. Frame 110. At the same time, the insulating portion 150 may be disposed in the remaining space in the through hole 110X of the frame 110. In this case, the insulating portion 150 can function as a binder depending on the detailed material thereof, and can also be used to reduce buckling of the electronic member 120.
絕緣部150可包括由多種材料形成的多個層。舉例而言,貫穿孔110X內的空間可被填充以第一絕緣部,且框架110及電子構件120可被覆蓋以第二絕緣部。作為另一選擇,在使用第一絕緣部填充貫穿孔110X內的空間的同時,可以預定厚度覆蓋框架110及電子構件120,且可在第一絕緣部上再次以預定厚度覆蓋第二絕緣部。除上述形式以外,可使用各種形式。The insulating portion 150 may include a plurality of layers formed of a plurality of materials. For example, the space within the through hole 110X may be filled with the first insulating portion, and the frame 110 and the electronic member 120 may be covered with the second insulating portion. Alternatively, while filling the space in the through hole 110X with the first insulating portion, the frame 110 and the electronic member 120 may be covered with a predetermined thickness, and the second insulating portion may be covered again with a predetermined thickness on the first insulating portion. In addition to the above forms, various forms can be used.
絕緣部150的具體材料並無特別限制。舉例而言,可使用絕緣材料作為絕緣部150的材料。此處,絕緣材料可為:熱固性樹脂,例如環氧樹脂;熱塑性樹脂,例如聚醯亞胺樹脂;具有例如浸入於所述熱固性樹脂及所述熱塑性樹脂中的玻璃纖維或無機填料等加強材料的樹脂,例如預浸體、ABF、FR-4、BT、PID樹脂等。此外,亦可使用例如環氧樹脂模製化合物(epoxy molding compound,EMC)等習知的模製材料。The specific material of the insulating portion 150 is not particularly limited. For example, an insulating material may be used as the material of the insulating portion 150. Here, the insulating material may be: a thermosetting resin such as an epoxy resin; a thermoplastic resin such as a polyimide resin; and a reinforcing material such as glass fiber or inorganic filler immersed in the thermosetting resin and the thermoplastic resin. Resins such as prepregs, ABF, FR-4, BT, PID resins, and the like. Further, a conventional molding material such as an epoxy molding compound (EMC) can also be used.
絕緣部150可具有較框架110的材料低的彈性模量。舉例而言,絕緣部150的彈性模量可為15GPa或小於15GPa,例如為約50MPa至15GPa左右。隨著絕緣部150的彈性模量變得相對小,可藉由對電子構件120的屈曲效應(buckling effect)及應力分散效應(stress dispersing effect)而減少電子構件封裝100A的翹曲。詳言之,由於絶緣部150設置於貫穿孔110X的空間中,因此絕緣部150可對電子構件120具有屈曲效應,且由於絕緣部150囊封電子構件120,因此絕緣部150可分散並減輕在電子構件120中產生的應力。然而,在其中絕緣部150的彈性模量過小的情形中,絕緣部150可過度變形,且因此絕緣部150可能無法發揮其基本作用。The insulating portion 150 may have a lower modulus of elasticity than the material of the frame 110. For example, the insulating portion 150 may have a modulus of elasticity of 15 GPa or less, for example, about 50 MPa to 15 GPa. As the elastic modulus of the insulating portion 150 becomes relatively small, the warpage of the electronic component package 100A can be reduced by the buckling effect and the stress dispersing effect on the electronic member 120. In detail, since the insulating portion 150 is disposed in the space of the through hole 110X, the insulating portion 150 can have a buckling effect on the electronic member 120, and since the insulating portion 150 encapsulates the electronic member 120, the insulating portion 150 can be dispersed and lightened The stress generated in the electronic component 120. However, in the case where the elastic modulus of the insulating portion 150 is too small, the insulating portion 150 may be excessively deformed, and thus the insulating portion 150 may not be able to exert its essential function.
若需要,則絕緣部150可含有傳導性粒子以阻擋電磁波。舉例而言,所述傳導性粒子可為可阻擋電磁波的任意材料,例如銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、焊料等,但並非特別限定於此。If necessary, the insulating portion 150 may contain conductive particles to block electromagnetic waves. For example, the conductive particles may be any material that can block electromagnetic waves, such as copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead. (Pb), solder, etc., but it is not specifically limited to this.
貫穿孔110X內被填充以絕緣部150的空間的間距並無特別限制,其可由熟習此項技術者最佳化。舉例而言,貫穿孔110X內被填充以絕緣部150的空間的間距可為約10µm至150µm左右,但並非僅限於此。The pitch of the space in which the insulating portion 150 is filled in the through hole 110X is not particularly limited and can be optimized by those skilled in the art. For example, the pitch of the space filled in the through hole 110X with the insulating portion 150 may be about 10 μm to 150 μm, but is not limited thereto.
根據實例的電子構件封裝100A可更包括安置於重新分配部130及140下方的外層160。使用外層160的目的可為保護重新分配部130及140不受外部的物理或化學損害等。外層160可具有第一開口部161,第一開口部161暴露出重新分配部130及140的重新分配層140的傳導性圖案142的至少部分。儘管第一開口部161可暴露出傳導性圖案142的上表面的部分,然而在某些情形中第一開口部161亦可暴露出傳導性圖案142的側表面。The electronic component package 100A according to an example may further include an outer layer 160 disposed under the redistribution portions 130 and 140. The purpose of using the outer layer 160 may be to protect the redistribution portions 130 and 140 from external physical or chemical damage or the like. The outer layer 160 can have a first opening 161 that exposes at least a portion of the conductive pattern 142 of the redistribution layer 140 of the redistribution portions 130 and 140. Although the first opening portion 161 may expose a portion of the upper surface of the conductive pattern 142, the first opening portion 161 may also expose a side surface of the conductive pattern 142 in some cases.
外層160的材料並無特別限制。舉例而言,可使用阻焊劑(solder resist)作為外層160的材料。此外,亦可使用與重新分配部130及140的絕緣層131及141相同的材料(例如,同一種PID樹脂)作為外層160的材料。外層160一般而言為單個層,但若需要,則亦可由多個層形成。The material of the outer layer 160 is not particularly limited. For example, a solder resist can be used as the material of the outer layer 160. Further, the same material (for example, the same PID resin) as the insulating layers 131 and 141 of the redistribution portions 130 and 140 may be used as the material of the outer layer 160. Outer layer 160 is generally a single layer, but may be formed from multiple layers if desired.
根據實例的電子構件封裝100A可更包括自外層160的與外層160的連接至重新分配部140的表面相對的相對表面暴露在外的第一外部連接端子165。使用第一外部連接端子165的目的可為將電子構件封裝100A物理地連接至及/或電性連接至外部。舉例而言,電子構件封裝100A可藉由第一外部連接端子165而安裝於電子裝置的主板上。第一外部連接端子165可安置於第一開口部161中,且可連接至經由第一開口部161而暴露出的傳導性圖案142。因而,第一外部連接端子165亦可電性連接至電子構件120。The electronic component package 100A according to the example may further include a first external connection terminal 165 that is exposed from an opposite surface of the outer layer 160 opposite to a surface of the outer layer 160 that is connected to the redistribution portion 140. The purpose of using the first external connection terminal 165 may be to physically connect and/or electrically connect the electronic component package 100A to the outside. For example, the electronic component package 100A can be mounted on the main board of the electronic device by the first external connection terminal 165. The first external connection terminal 165 may be disposed in the first opening portion 161 and may be connected to the conductive pattern 142 exposed through the first opening portion 161. Therefore, the first external connection terminal 165 can also be electrically connected to the electronic component 120.
第一外部連接端子165可由例如銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、焊料等傳導性材料形成,但並非特別限定於此。第一外部連接端子165可為焊盤(land)、球、引腳等。第一外部連接端子165可由多個層或單個層形成。在其中第一外部連接端子165由多個層形成的情形中,第一外部連接端子165可含有銅柱及焊料,且在其中第一外部連接端子165由單個層形成的情形中,第一外部連接端子165可含有錫-銀焊料或銅。然而,此僅為實例,且第一外部連接端子165並非僅限於此。The first external connection terminal 165 may be formed of a conductive material such as copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead (Pb), solder, or the like. However, it is not particularly limited to this. The first external connection terminal 165 may be a land, a ball, a pin, or the like. The first external connection terminal 165 may be formed of a plurality of layers or a single layer. In the case where the first external connection terminal 165 is formed of a plurality of layers, the first external connection terminal 165 may contain a copper post and solder, and in the case where the first external connection terminal 165 is formed of a single layer, the first external The connection terminal 165 may contain tin-silver solder or copper. However, this is merely an example, and the first external connection terminal 165 is not limited thereto.
第一外部連接端子165中的某些第一外部連接端子165可安置於扇出區中。所述扇出區被定義為除其中安置有所述電子構件的區以外的區。亦即,根據實例的電子構件封裝100A可為扇出式封裝。所述扇出式封裝可具有較扇入式封裝高的可靠性、可實作多個I/O端子、且可易於執行3D互連。此外,由於扇出式封裝相較於球柵陣列(ball grid array,BGA)封裝、焊盤柵陣列(land grid array,LGA)封裝等而言無需使用單獨的基板便可安裝於所述電子裝置上,因此所述扇出式封裝可被製造成具有減小的厚度,且可具有優異的價格競爭力。Some of the first external connection terminals 165 may be disposed in the fan-out area. The fan-out area is defined as an area other than the area in which the electronic component is placed. That is, the electronic component package 100A according to the example may be a fan-out package. The fan-out package can have higher reliability than a fan-in package, can implement multiple I/O terminals, and can easily perform 3D interconnection. In addition, since the fan-out package can be mounted on the electronic device without using a separate substrate as compared to a ball grid array (BGA) package, a land grid array (LGA) package, or the like. The fan-out package can therefore be manufactured to have a reduced thickness and can have excellent price competitiveness.
第一外部連接端子165的數目、間距、安置形式等並無特別限制,且可由熟習此項技術者依設計特定細節而充分地進行修改。舉例而言,依電子構件120的電極焊墊120P的數目而定,第一外部連接端子165的數目可為數十至數千個。然而,第一外部連接端子165的數目並非僅限於此,且亦可為數十至數千個或更多個、或者為數十至數千個或更少個。The number, the pitch, the arrangement form, and the like of the first external connection terminals 165 are not particularly limited, and can be sufficiently modified by those skilled in the art in accordance with specific details of the design. For example, depending on the number of electrode pads 120P of the electronic component 120, the number of the first external connection terminals 165 may be tens to thousands. However, the number of the first external connection terminals 165 is not limited thereto, and may be tens to thousands or more, or tens to thousands or less.
圖5A至圖5E是說明製造根據實例的電子構件封裝100A的製程的實例的示意圖。5A to 5E are schematic views illustrating an example of a process of manufacturing the electronic component package 100A according to the example.
參照圖5A,可製備框架110。此處,圖5A的A是框架110的平面圖,且圖5A的B說明圖5A的A中可用作單位封裝的局部區的橫截面。可以各種尺寸來製造及使用框架110,以利於大量生產。亦即,在製備出具有大尺寸的框架110之後,可藉由以下將闡述的製程來製造多個電子構件封裝100A。接著,可藉由鋸切(sawing)製程而將所述多個電子構件封裝100A分割成獨立的單位封裝。在框架110中可存在用於達成優異拾取及放置(pick-and-place,P&P)的基準標記(fiducial mark)。由於安裝有電子構件120的位置可藉由所述基準標記而更清楚地辨識到,因此可提高製造的完整性。Referring to Figure 5A, a frame 110 can be prepared. Here, A of FIG. 5A is a plan view of the frame 110, and B of FIG. 5A illustrates a cross section of a portion of the A of FIG. 5A that can be used as a unit package. The frame 110 can be manufactured and used in a variety of sizes to facilitate mass production. That is, after the frame 110 having a large size is prepared, the plurality of electronic component packages 100A can be manufactured by a process which will be explained below. Then, the plurality of electronic component packages 100A may be divided into individual unit packages by a sawing process. There may be a fiducial mark in the frame 110 for achieving excellent pick-and-place (P&P). Since the position at which the electronic component 120 is mounted can be more clearly recognized by the fiducial mark, the integrity of the manufacturing can be improved.
參照圖5B,可形成穿透過框架110的貫穿孔110X。此處,圖5B的A是其中形成有貫穿孔110X的框架110的平面圖,且圖5B中的B說明圖5B的A中可用作單位封裝的局部區的橫截面。形成貫穿孔110X的方法並無特別限制,且可藉由例如機械鑽孔及/或雷射鑽孔、使用研磨顆粒的噴砂方法、使用電漿的乾式蝕刻方法、使用蝕刻劑的濕式蝕刻方法等來執行。在其中藉由蝕刻來形成貫穿孔110X的情形中,可在根本上移除因異物而導致的缺陷。可根據所將安裝的電子構件120的尺寸、形狀、數目等來設計貫穿孔110X的尺寸、形狀等。Referring to FIG. 5B, a through hole 110X penetrating through the frame 110 may be formed. Here, A of FIG. 5B is a plan view of the frame 110 in which the through hole 110X is formed, and B in FIG. 5B illustrates a cross section of the partial area which can be used as a unit package in A of FIG. 5B. The method of forming the through hole 110X is not particularly limited, and can be performed by, for example, mechanical drilling and/or laser drilling, sandblasting using abrasive particles, dry etching using plasma, and wet etching using an etchant. Wait to execute. In the case where the through hole 110X is formed by etching, defects due to foreign matter can be fundamentally removed. The size, shape, and the like of the through hole 110X can be designed according to the size, shape, number, and the like of the electronic component 120 to be mounted.
參照圖5C,可在框架110的上表面110A及下表面110B以及貫穿孔110X的內壁上形成結合部111。此處,圖5C的A是其中形成有結合部111的框架110的平面圖,且圖5C的B說明圖5C的A中可用作單位封裝的局部區的橫截面。可藉由例如電解鍍銅、無電鍍銅等習知的方法來形成結合部111。更詳言之,可使用例如化學氣相沈積(chemical vapor deposition,CVD)、物理氣相沈積(physical vapor deposition,PVD)、濺鍍、減性製程、加性製程、半加性製程(semi-additive process,SAP)、經修改半加性製程(modified semi-additive process,MSAP)等方法來形成結合部111,但並非僅限於此。Referring to FIG. 5C, a joint portion 111 may be formed on the upper surface 110A and the lower surface 110B of the frame 110 and the inner wall of the through hole 110X. Here, A of FIG. 5C is a plan view of the frame 110 in which the joint portion 111 is formed, and B of FIG. 5C illustrates a cross section of the portion of A of FIG. 5C that can be used as a unit package. The joint portion 111 can be formed by a conventional method such as electrolytic copper plating or electroless copper plating. More specifically, for example, chemical vapor deposition (CVD), physical vapor deposition (PVD), sputtering, subtractive processes, additive processes, and semi-additive processes (semi- The additive process (SAP), the modified semi-additive process (MSAP), and the like are used to form the bonding portion 111, but is not limited thereto.
參照圖5D,可在貫穿孔110X中安置電子構件120。可以面朝下的形式安置電子構件120,以使電極焊墊120P朝向下部部分。然而,電子構件120並非僅限於此,且若需要,則亦可以面朝上的形式進行安置。接著,可使用絕緣部150對電子構件120進行囊封。絕緣部150可覆蓋框架110的至少上部部分及電子構件120的至少上部部分,且可設置於貫穿孔110X內的空間中。可藉由習知的方法來形成絕緣部150。舉例而言,可藉由對絕緣部150的前驅物(precursor)進行積層並接著硬化所述前驅物的方法來形成絕緣部150。作為另一選擇,可藉由施加用於形成絕緣部150的材料並硬化所述材料的方法來形成絕緣部150,以在其中貫穿孔的下部部分被膠帶(圖中未示出)等閉合的狀態中囊封電子構件120。可藉由硬化來固定電子構件120。可使用例如以下方法等作為積層所述前驅物的方法:執行在高溫下對前驅物壓製達預定時間的熱壓製製程、對所述前驅物進行減壓、並且接著將所述前驅物冷卻至室溫、在冷壓製製程中冷卻所述前驅物、並且接著分離作業工具。可使用例如利用刮板施加油墨的網版印刷方法、以霧形式施加油墨的噴霧印刷方法等作為施加所述材料的方法。Referring to FIG. 5D, the electronic component 120 may be disposed in the through hole 110X. The electronic component 120 may be placed face down so that the electrode pad 120P faces the lower portion. However, the electronic component 120 is not limited thereto, and may be placed face up if necessary. Next, the electronic component 120 can be encapsulated using the insulating portion 150. The insulating portion 150 may cover at least an upper portion of the frame 110 and at least an upper portion of the electronic member 120, and may be disposed in a space within the through hole 110X. The insulating portion 150 can be formed by a conventional method. For example, the insulating portion 150 can be formed by laminating a precursor of the insulating portion 150 and then hardening the precursor. Alternatively, the insulating portion 150 may be formed by applying a material for forming the insulating portion 150 and hardening the material to be closed in a lower portion of the through hole by a tape (not shown) or the like. The electronic component 120 is encapsulated in a state. The electronic component 120 can be fixed by hardening. As a method of laminating the precursor, for example, a method of laminating a precursor at a high temperature for a predetermined time, performing a pressure reduction process on the precursor, and then cooling the precursor to a chamber may be used. The precursor is cooled, cooled in a cold press process, and then the work tool is separated. As a method of applying the material, for example, a screen printing method of applying ink by a squeegee, a spray printing method of applying ink in the form of a mist, or the like can be used.
參照圖5E,可在框架110及電子構件120下方形成重新分配部130及140。詳言之,可在框架110及電子構件120之下形成絕緣層131。接著,可形成傳導性圖案132及傳導性通路133,以形成重新分配部130。接下來,可在絕緣層131之下形成絕緣層141。接著,可形成傳導性圖案142及傳導性通路143,以形成重新分配部140。Referring to FIG. 5E, redistribution portions 130 and 140 may be formed under the frame 110 and the electronic member 120. In detail, the insulating layer 131 may be formed under the frame 110 and the electronic member 120. Next, a conductive pattern 132 and a conductive via 133 may be formed to form the redistribution portion 130. Next, an insulating layer 141 may be formed under the insulating layer 131. Next, a conductive pattern 142 and a conductive via 143 may be formed to form the redistribution portion 140.
可藉由例如對絕緣層131及141的前驅物進行積層並接著硬化所述前驅物的方法、施加用於形成絕緣層131及141的材料並接著硬化所述材料的方法等習知的方法來形成絕緣層131及141,但並非僅限於此。可使用例如以下方法等作為積層所述前驅物的方法:執行在高溫下對前驅物壓製達預定時間的熱壓製製程、對所述前驅物進行減壓、並且接著將所述前驅物冷卻至室溫、在冷壓製製程中冷卻所述前驅物、並且接著分離作業工具。可使用例如利用刮板施加油墨的網版印刷方法、以霧形式施加油墨的噴霧印刷方法等作為施加所述材料的方法。所述硬化製程—其為後製程(post-process)—可為將材料乾燥至不完全硬化以便使用光刻方法等的製程。The method can be carried out by, for example, a method of laminating the precursors of the insulating layers 131 and 141 and then hardening the precursor, a method of applying a material for forming the insulating layers 131 and 141, and then hardening the material. The insulating layers 131 and 141 are formed, but are not limited thereto. As a method of laminating the precursor, for example, a method of laminating a precursor at a high temperature for a predetermined time, performing a pressure reduction process on the precursor, and then cooling the precursor to a chamber may be used. The precursor is cooled, cooled in a cold press process, and then the work tool is separated. As a method of applying the material, for example, a screen printing method of applying ink by a squeegee, a spray printing method of applying ink in the form of a mist, or the like can be used. The hardening process, which is a post-process, can be a process that dries the material to incomplete hardening to use a photolithographic process or the like.
可藉由習知的方法來形成傳導性圖案132及142以及傳導性通路133及143。首先,可使用上述機械鑽孔及/或雷射鑽孔形成通路孔(圖中未示出)。作為另一選擇,在其中絕緣層131含有PID樹脂等的情形中,亦可藉由光刻方法來形成所述通路孔。亦可使用乾膜圖案藉由電解鍍銅、無電鍍銅等來形成傳導性圖案132及142以及傳導性通路133及143。The conductive patterns 132 and 142 and the conductive paths 133 and 143 can be formed by a conventional method. First, via holes (not shown) may be formed using the mechanical drilling and/or laser drilling described above. Alternatively, in the case where the insulating layer 131 contains a PID resin or the like, the via hole may be formed by a photolithography method. Conductive patterns 132 and 142 and conductive vias 133 and 143 may also be formed by electrolytic copper plating, electroless copper plating, or the like using a dry film pattern.
在形成重新分配部130及140之後,可在重新分配部130及140下方形成外層160。亦可藉由對外層160的前驅物進行積層並接著硬化所述前驅物的方法、施加用於形成外層160的材料並接著硬化所述材料的方法等來形成外層160。接著,可在外層160中形成第一開口部161,以暴露出傳導性圖案142的至少部分。可使用機械鑽孔及/或雷射鑽孔來形成第一開口部161。作為另一選擇,可藉由光刻方法來形成第一開口部161。After the redistribution portions 130 and 140 are formed, the outer layer 160 may be formed below the redistribution portions 130 and 140. The outer layer 160 may also be formed by laminating a precursor of the outer layer 160 and then hardening the precursor, applying a material for forming the outer layer 160, and then hardening the material. Next, a first opening portion 161 may be formed in the outer layer 160 to expose at least a portion of the conductive pattern 142. The first opening portion 161 may be formed using mechanical drilling and/or laser drilling. Alternatively, the first opening portion 161 may be formed by a photolithography method.
在外層160中形成第一開口部161之後,可形成安置於第一開口部161中的第一外部連接端子165。形成第一外部連接端子165的方法並無特別限制。亦即,依第一外部連接端子165的結構或形式而定,可藉由相關技術中眾所習知的方法來形成第一外部連接端子165。可藉由回焊(reflow)來固定第一外部連接端子165,且可將第一外部連接端子165的部分嵌置於外層160中以增強固定力,並且可將第一外部連接端子165的其餘部分暴露在外,藉此可提高可靠性。在某些情形中,可僅形成第一開口部161,且若需要,則可藉由由購買電子構件封裝100A的客戶進行單獨製程而形成第一外部連接端子165。After the first opening portion 161 is formed in the outer layer 160, the first external connection terminal 165 disposed in the first opening portion 161 may be formed. The method of forming the first external connection terminal 165 is not particularly limited. That is, depending on the structure or form of the first external connection terminal 165, the first external connection terminal 165 can be formed by a method known in the related art. The first external connection terminal 165 may be fixed by reflow, and a portion of the first external connection terminal 165 may be embedded in the outer layer 160 to enhance the fixing force, and the rest of the first external connection terminal 165 may be Partially exposed, which increases reliability. In some cases, only the first opening portion 161 may be formed, and if necessary, the first external connection terminal 165 may be formed by a separate process from a customer who purchases the electronic component package 100A.
圖6是說明根據實例的電子構件封裝100A中的框架110的各種橫截面的圖。框架110的橫截面在其中使用電腦數控(computer numerical control,CNC)鑽孔、沖孔(punching)方法等形成貫穿孔110X的情形中可具有如A中所示的垂直形狀、在其中使用單側雷射鑽孔、蝕刻方法等形成貫穿孔110X的情形中可具有如B中所示的斜面形狀、或者在其中使用雙側雷射鑽孔、蝕刻方法等形成貫穿孔110X的情形中可具有如C中所示的雙斜面形狀,但並非僅限於此。FIG. 6 is a diagram illustrating various cross sections of the frame 110 in the electronic component package 100A according to an example. The cross section of the frame 110 may have a vertical shape as shown in A in the case where the through hole 110X is formed using a computer numerical control (CNC) drilling, a punching method, or the like, in which one side is used. In the case where the laser drilling, etching method, or the like is formed to form the through hole 110X, it may have a bevel shape as shown in B, or may be formed in the case where the through hole 110X is formed using a double-sided laser drilling, an etching method, or the like. The double bevel shape shown in C, but is not limited to this.
圖7是示意性地說明電子構件封裝的另一實例的剖視圖。圖8是電子構件封裝沿圖7所示的線II-II’截取的示意性平面圖。參照圖7及圖8,根據另一實例的電子構件封裝100B可包括具有貫穿孔110X的框架110、安置於貫穿孔110X中的電子構件120、至少覆蓋框架110的上部部分及電子構件120的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111、以及安置於框架110及電子構件120下方的重新分配部130及140,其中結合部111可形成於框架110的僅上表面110A及下表面110B上。亦即,結合部111可不延伸至貫穿孔110X的內壁且不安置於貫穿孔110X的內壁上。由於包含於根據另一實例的電子構件封裝100B中的相應構件相同於上述構件,因此將不再對其予以闡述。FIG. 7 is a cross-sectional view schematically illustrating another example of an electronic component package. Fig. 8 is a schematic plan view of the electronic component package taken along line II-II' shown in Fig. 7. Referring to FIGS. 7 and 8, an electronic component package 100B according to another example may include a frame 110 having a through hole 110X, an electronic member 120 disposed in the through hole 110X, at least an upper portion covering the frame 110, and an upper portion of the electronic member 120. a portion of the insulating portion 150, a joint portion 111 at least partially disposed between the frame 110 and the insulating portion 150, and redistribution portions 130 and 140 disposed under the frame 110 and the electronic member 120, wherein the joint portion 111 may be formed in the frame Only upper surface 110A and lower surface 110B of 110 are on. That is, the joint portion 111 may not extend to the inner wall of the through hole 110X and may not be disposed on the inner wall of the through hole 110X. Since the corresponding members included in the electronic component package 100B according to another example are the same as those described above, they will not be explained.
圖9A至圖9D是說明製造根據另一實例的電子構件封裝100B的製程的實例的示意圖。在對製造電子構件封裝100B的製程的實例的說明中,將不再對與上述內容重複的內容予以闡述,且將主要闡述與上述內容不同的內容。9A to 9D are schematic views illustrating an example of a process of manufacturing an electronic component package 100B according to another example. In the description of the example of the process of manufacturing the electronic component package 100B, the content overlapping with the above will not be explained, and the content different from the above will be mainly explained.
參照圖9A,可製備框架110,在框架110的上表面110A及下表面110B上形成有結合部111。此處,圖9A的A是其中形成有結合部111的框架110的平面圖,且圖9A的B說明圖9A的A中可用作單位封裝的局部區的橫截面。可在框架110的整個上表面110A及整個下表面110B上方形成結合部111。相同地,可以各種尺寸來製造及使用框架110,以利於大量生產。Referring to FIG. 9A, a frame 110 may be prepared, and a joint portion 111 is formed on the upper surface 110A and the lower surface 110B of the frame 110. Here, A of FIG. 9A is a plan view of the frame 110 in which the joint portion 111 is formed, and B of FIG. 9A illustrates a cross section of the partial region which can be used as a unit package in A of FIG. 9A. A joint portion 111 may be formed over the entire upper surface 110A of the frame 110 and the entire lower surface 110B. Similarly, the frame 110 can be manufactured and used in a variety of sizes to facilitate mass production.
參照圖9B,可形成穿透過結合部111及框架110的貫穿孔110X。此處,圖9B的A是其中形成有貫穿孔110X的框架110的平面圖,且圖9B的B說明圖9B的A中可用作單位封裝的局部區的橫截面。相同地,可藉由例如機械鑽孔及/或雷射鑽孔、使用研磨顆粒的噴砂方法、使用電漿的乾式蝕刻方法、使用蝕刻劑的濕式蝕刻方法等來形成貫穿孔110X。可根據所將安裝的電子構件120的尺寸、形狀、數目等來設計貫穿孔110X的尺寸、形狀等。Referring to FIG. 9B, a through hole 110X penetrating through the joint portion 111 and the frame 110 may be formed. Here, A of FIG. 9B is a plan view of the frame 110 in which the through hole 110X is formed, and B of FIG. 9B illustrates a cross section of the partial area which can be used as a unit package in A of FIG. 9B. Similarly, the through hole 110X can be formed by, for example, mechanical drilling and/or laser drilling, a sandblasting method using abrasive particles, a dry etching method using a plasma, a wet etching method using an etchant, or the like. The size, shape, and the like of the through hole 110X can be designed according to the size, shape, number, and the like of the electronic component 120 to be mounted.
參照圖9C,可在貫穿孔110X中安置電子構件120。接著,可使用絕緣部150對電子構件120進行囊封。絕緣部150可覆蓋框架110的至少上部部分及電子構件120的至少上部部分,且可設置於貫穿孔110X內的空間中。可藉由例如對絕緣部150的前驅物進行積層並接著硬化所述前驅物的方法來形成絕緣部150。作為另一選擇,可藉由施加絕緣部150的材料並接著硬化所述材料來形成絕緣部150,以在其中貫穿孔的下部部分被膠帶(圖中未示出)等閉合的狀態中囊封電子構件120。Referring to FIG. 9C, the electronic member 120 may be disposed in the through hole 110X. Next, the electronic component 120 can be encapsulated using the insulating portion 150. The insulating portion 150 may cover at least an upper portion of the frame 110 and at least an upper portion of the electronic member 120, and may be disposed in a space within the through hole 110X. The insulating portion 150 can be formed by, for example, laminating a precursor of the insulating portion 150 and then hardening the precursor. Alternatively, the insulating portion 150 may be formed by applying a material of the insulating portion 150 and then hardening the material to be encapsulated in a state in which a lower portion of the through hole is closed by a tape (not shown) or the like. Electronic component 120.
參照圖9D,可在框架110及電子構件120的下方形成重新分配部130及140。詳言之,可在框架110及電子構件120之下形成絕緣層131。接著,可形成傳導性圖案132及傳導性通路133,以形成重新分配部130。接下來,可在絕緣層131之下形成絕緣層141。接著,可形成傳導性圖案142及傳導性通路143,以形成重新分配部140。在形成重新分配部130及140之後,可在重新分配部130及140下方形成外層160。接著,可在外層160中形成第一開口部161,以暴露出傳導性圖案142的至少部分。在外層160中形成第一開口部161之後,可形成安置於第一開口部161中的第一外部連接端子165。在某些情形中,可僅形成第一開口部161,且若需要,則可藉由由購買電子構件封裝100B的客戶進行單獨製程而形成第一外部連接端子165。Referring to FIG. 9D, redistribution portions 130 and 140 may be formed under the frame 110 and the electronic member 120. In detail, the insulating layer 131 may be formed under the frame 110 and the electronic member 120. Next, a conductive pattern 132 and a conductive via 133 may be formed to form the redistribution portion 130. Next, an insulating layer 141 may be formed under the insulating layer 131. Next, a conductive pattern 142 and a conductive via 143 may be formed to form the redistribution portion 140. After the redistribution portions 130 and 140 are formed, the outer layer 160 may be formed below the redistribution portions 130 and 140. Next, a first opening portion 161 may be formed in the outer layer 160 to expose at least a portion of the conductive pattern 142. After the first opening portion 161 is formed in the outer layer 160, the first external connection terminal 165 disposed in the first opening portion 161 may be formed. In some cases, only the first opening portion 161 may be formed, and if necessary, the first external connection terminal 165 may be formed by a separate process from a customer who purchases the electronic component package 100B.
圖10是示意性地說明電子構件封裝的另一實例的剖視圖。圖11是電子構件封裝沿圖10所示的線III-III’截取的示意性平面圖。參照圖10及圖11,根據另一實例的電子構件封裝100C可包括具有貫穿孔110X的框架110、安置於貫穿孔110X中的電子構件120、至少覆蓋框架110的上部部分及電子構件120的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111A及111B、以及安置於框架110及電子構件120下方的重新分配部130及140。結合部111a及111B可包括第一結合部111A及第二結合部111B。第一結合部111A可安置於框架110的上表面110A及下表面110B上,且第二結合部111B可安置於第一結合部111A上並延伸至貫穿孔110X的內壁上。由於包含於根據另一實例的電子構件封裝100C中的相應構件相同於上述構件,因此將不再對其予以闡述。FIG. 10 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 11 is a schematic plan view of the electronic component package taken along line III-III' shown in Figure 10 . 10 and 11, the electronic component package 100C according to another example may include a frame 110 having a through hole 110X, an electronic member 120 disposed in the through hole 110X, at least an upper portion covering the frame 110, and an upper portion of the electronic member 120. A portion of the insulating portion 150, at least partially disposed at the joint portions 111A and 111B between the frame 110 and the insulating portion 150, and the redistribution portions 130 and 140 disposed under the frame 110 and the electronic member 120. The joint portions 111a and 111B may include a first joint portion 111A and a second joint portion 111B. The first joint portion 111A may be disposed on the upper surface 110A and the lower surface 110B of the frame 110, and the second joint portion 111B may be disposed on the first joint portion 111A and extend to the inner wall of the through hole 110X. Since the corresponding members included in the electronic component package 100C according to another example are the same as those described above, they will not be described again.
圖12A至圖12E是說明製造根據另一實例的電子構件封裝100C的製程的實例的示意圖。在對製造電子構件封裝100C的製程的實例的說明中,將不再對與上述內容重複的內容予以闡述,且將主要闡述與上述內容不同的內容。12A to 12E are schematic views illustrating an example of a process of manufacturing an electronic component package 100C according to another example. In the description of the example of the process of manufacturing the electronic component package 100C, the content overlapping with the above content will not be explained, and the content different from the above will be mainly explained.
參照圖12A,可製備框架110,框架110的上表面110A及下表面110B上形成有第一結合部111A。此處,圖12A的A是其中形成有第一結合部111A的框架110的平面圖,且圖12A的B說明圖12A的A中可用作單位封裝的局部區的橫截面。可在框架110的整個上表面110A及整個下表面110B上方形成第一結合部111A。相同地,可以各種尺寸來製造及使用框架110,以利於大量生產。Referring to FIG. 12A, a frame 110 may be prepared, and a first joint portion 111A is formed on the upper surface 110A and the lower surface 110B of the frame 110. Here, A of FIG. 12A is a plan view of the frame 110 in which the first joint portion 111A is formed, and B of FIG. 12A illustrates a cross section of the portion of A of FIG. 12A that can be used as a unit package. A first joint portion 111A may be formed over the entire upper surface 110A of the frame 110 and the entire lower surface 110B. Similarly, the frame 110 can be manufactured and used in a variety of sizes to facilitate mass production.
參照圖12B,可形成穿透過第一結合部111A及框架110的貫穿孔110X。此處,圖12B的A是其中形成有貫穿孔110X的框架110的平面圖,且圖12B的B說明圖12B的A中可用作單位封裝的局部區的橫截面。相同地,可藉由例如機械鑽孔及/或雷射鑽孔、使用研磨顆粒的噴砂方法、使用電漿的乾式蝕刻方法、使用蝕刻劑的濕式蝕刻方法等來形成貫穿孔110X。可根據所將安裝的電子構件120的尺寸、形狀、數目等來設計貫穿孔110X的尺寸、形狀等。Referring to FIG. 12B, a through hole 110X penetrating through the first joint portion 111A and the frame 110 may be formed. Here, A of FIG. 12B is a plan view of the frame 110 in which the through hole 110X is formed, and B of FIG. 12B illustrates a cross section of the partial area which can be used as a unit package in A of FIG. 12B. Similarly, the through hole 110X can be formed by, for example, mechanical drilling and/or laser drilling, a sandblasting method using abrasive particles, a dry etching method using a plasma, a wet etching method using an etchant, or the like. The size, shape, and the like of the through hole 110X can be designed according to the size, shape, number, and the like of the electronic component 120 to be mounted.
參照圖12C,可在第一結合部111A上及貫穿孔110X的內壁上形成第二結合部111B。如此一來,可在框架110的上表面110A及下表面110B上形成兩個結合部111A及111B,且可在貫穿孔110X的內壁上安置單個結合部111B。此處,圖12C的A是其中形成有第二結合部111B的框架110的平面圖,且圖12C的B說明圖12C的A中可用作單位封裝的局部區的橫截面。因此,在框架110的上表面110A或下表面110B上形成的第一結合部111A及第二結合部111B的厚度可大於在框架110的貫穿孔110X的內壁上形成的第二結合部111B的厚度。亦可藉由例如電解鍍銅、無電鍍銅等習知的方法來形成第二結合部111B。Referring to FIG. 12C, a second joint portion 111B may be formed on the first joint portion 111A and the inner wall of the through hole 110X. As a result, two joint portions 111A and 111B can be formed on the upper surface 110A and the lower surface 110B of the frame 110, and a single joint portion 111B can be disposed on the inner wall of the through hole 110X. Here, A of FIG. 12C is a plan view of the frame 110 in which the second bonding portion 111B is formed, and B of FIG. 12C illustrates a cross section of the partial region which can be used as a unit package in A of FIG. 12C. Therefore, the thickness of the first joint portion 111A and the second joint portion 111B formed on the upper surface 110A or the lower surface 110B of the frame 110 may be greater than the thickness of the second joint portion 111B formed on the inner wall of the through hole 110X of the frame 110. thickness. The second bonding portion 111B may be formed by a conventional method such as electrolytic copper plating or electroless copper plating.
參照圖12D,可在貫穿孔110X中安置電子構件120。接著,可使用絕緣部150對電子構件120進行囊封。絕緣部150可覆蓋框架110的至少上部部分及電子構件120的至少上部部分,且可設置於貫穿孔110X內的空間中。可藉由例如對絕緣部150的前驅物進行積層並接著硬化所述前驅物的方法來形成絕緣部150。作為另一選擇,可藉由施加絕緣部150的材料並接著硬化所述材料來形成絕緣部150,以在其中貫穿孔的下部部分被膠帶(圖中未示出)等閉合的狀態中囊封電子構件120。Referring to FIG. 12D, the electronic component 120 may be disposed in the through hole 110X. Next, the electronic component 120 can be encapsulated using the insulating portion 150. The insulating portion 150 may cover at least an upper portion of the frame 110 and at least an upper portion of the electronic member 120, and may be disposed in a space within the through hole 110X. The insulating portion 150 can be formed by, for example, laminating a precursor of the insulating portion 150 and then hardening the precursor. Alternatively, the insulating portion 150 may be formed by applying a material of the insulating portion 150 and then hardening the material to be encapsulated in a state in which a lower portion of the through hole is closed by a tape (not shown) or the like. Electronic component 120.
參照圖12E,可在框架110及電子構件120下方形成重新分配部130及140。詳言之,可在框架110及電子構件120之下形成絕緣層131。接著,可形成傳導性圖案132及傳導性通路133,以形成重新分配部130。接下來,可在絕緣層131之下形成絕緣層141。接著,可形成傳導性圖案142及傳導性通路143,以形成重新分配部140。在形成重新分配部130及140之後,可在重新分配部130及140下方形成外層160。接著,可在外層160中形成第一開口部161,以暴露出傳導性圖案142的至少部分。在外層160中形成第一開口部161之後,可形成安置於第一開口部161中的第一外部連接端子165。在某些情形中,可僅形成第一開口部161,且若需要,則可藉由由購買電子構件封裝100C的客戶進行單獨製程而形成第一外部連接端子165。Referring to FIG. 12E, redistribution portions 130 and 140 may be formed under the frame 110 and the electronic member 120. In detail, the insulating layer 131 may be formed under the frame 110 and the electronic member 120. Next, a conductive pattern 132 and a conductive via 133 may be formed to form the redistribution portion 130. Next, an insulating layer 141 may be formed under the insulating layer 131. Next, a conductive pattern 142 and a conductive via 143 may be formed to form the redistribution portion 140. After the redistribution portions 130 and 140 are formed, the outer layer 160 may be formed below the redistribution portions 130 and 140. Next, a first opening portion 161 may be formed in the outer layer 160 to expose at least a portion of the conductive pattern 142. After the first opening portion 161 is formed in the outer layer 160, the first external connection terminal 165 disposed in the first opening portion 161 may be formed. In some cases, only the first opening portion 161 may be formed, and if necessary, the first external connection terminal 165 may be formed by a separate process by a customer who purchases the electronic component package 100C.
圖13是示意性地說明電子構件封裝的另一實例的剖視圖。圖14是電子構件封裝沿圖13所示的線IV-IV’截取的示意性平面圖。參照圖13及圖14,根據另一實例的電子構件封裝100D可包括具有貫穿孔110X的框架110、安置於貫穿孔110X中的電子構件120、至少覆蓋框架110的上部部分及電子構件120的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111、穿透過框架110的貫穿配線113、以及安置於框架110及電子構件120下方的重新分配部130及140。在框架110及/或結合部111與貫穿配線113之間可安置有絕緣材料。FIG. 13 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 14 is a schematic plan view of the electronic component package taken along line IV-IV' shown in Figure 13 . Referring to FIGS. 13 and 14, an electronic component package 100D according to another example may include a frame 110 having a through hole 110X, an electronic member 120 disposed in the through hole 110X, at least an upper portion covering the frame 110, and an upper portion of the electronic member 120. a portion of the insulating portion 150, a joint portion 111 at least partially disposed between the frame 110 and the insulating portion 150, a through wiring 113 penetrating through the frame 110, and redistribution portions 130 and 140 disposed under the frame 110 and the electronic member 120 . An insulating material may be disposed between the frame 110 and/or the joint portion 111 and the through wiring 113.
穿透過框架110的上表面110A及下表面110B的貫穿配線113可用於將安置於不同的層中的傳導性圖案電性連接至彼此,且例如銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、或其合金等傳導性材料可用作貫穿配線113的材料。貫穿配線113的數目、間距、安置形式等並無特別限制,且可由熟習此項技術者依設計特定細節而充分地進行修改。在貫穿配線113與框架110及/或結合部111之間安置絕緣材料是為了使貫穿配線113與框架110及/或結合部111電性絕緣。此處,所述絕緣材料可為與如圖13及圖14中所示的絕緣部150相同的材料,或者可為另外安置的與絕緣部150不同的絕緣材料。The through wiring 113 penetrating through the upper surface 110A and the lower surface 110B of the frame 110 may be used to electrically connect the conductive patterns disposed in different layers to each other, and for example, copper (Cu), aluminum (Al), silver (Ag) A conductive material such as tin (Sn), gold (Au), nickel (Ni), lead (Pb), or an alloy thereof may be used as the material penetrating the wiring 113. The number, the spacing, the arrangement form, and the like of the through wirings 113 are not particularly limited, and can be sufficiently modified by those skilled in the art in accordance with specific details of the design. The insulating material is disposed between the through wiring 113 and the frame 110 and/or the joint portion 111 in order to electrically insulate the through wiring 113 from the frame 110 and/or the joint portion 111. Here, the insulating material may be the same material as the insulating portion 150 as shown in FIGS. 13 and 14, or may be an insulating material different from the insulating portion 150.
根據另一實例的電子構件封裝100D可更包括安置於絕緣部150上的外傳導性圖案152。安置於絕緣部150上的外傳導性圖案152亦可充當重新分配圖案及/或焊墊圖案,且例如銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、或其合金等傳導性材料可用作外傳導性圖案152的材料。以上已闡述詳細實例。外傳導性圖案152可依對應層的設計而執行各種功能。舉例而言,外傳導性圖案152可充當接地(GND)圖案、電力(PWR)圖案、訊號(S)圖案等而作為重新分配圖案。此處,訊號(S)圖案可包括除接地(GND)圖案、電力(PWR)圖案等以外的各種訊號,例如資料訊號等。此外,外傳導性圖案152可充當通路焊墊、外部連接端子焊墊等而作為焊墊圖案。由於外傳導性圖案152可安置於絕緣部150的整個表面上方且第二外部連接端子175亦可安置於以下將闡述的覆蓋層170的整個表面上方,因此可存在各種設計。外傳導性圖案152的厚度亦並無特別限制,且可為例如約10µm至50µm左右。若需要,則可在外傳導性圖案152的被暴露出的部分上形成表面處理層。所述表面處理層可藉由例如電解鍍金、無電鍍金、OSP或無電鍍錫、無電鍍銀、無電鍍鎳/置換鍍金、DIG鍍覆、HASL等而形成。The electronic component package 100D according to another example may further include an outer conductive pattern 152 disposed on the insulating portion 150. The outer conductive pattern 152 disposed on the insulating portion 150 may also serve as a redistribution pattern and/or a pad pattern, and for example, copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au) A conductive material such as nickel (Ni), lead (Pb), or an alloy thereof may be used as the material of the outer conductive pattern 152. Detailed examples have been set forth above. The outer conductive pattern 152 can perform various functions depending on the design of the corresponding layer. For example, the outer conductive pattern 152 can function as a ground (GND) pattern, a power (PWR) pattern, a signal (S) pattern, or the like as a redistribution pattern. Here, the signal (S) pattern may include various signals other than a ground (GND) pattern, a power (PWR) pattern, and the like, such as a data signal. Further, the outer conductive pattern 152 may function as a via pad, an external connection terminal pad, or the like as a pad pattern. Since the outer conductive pattern 152 may be disposed over the entire surface of the insulating portion 150 and the second external connection terminal 175 may also be disposed over the entire surface of the cover layer 170 to be explained below, various designs may exist. The thickness of the outer conductive pattern 152 is also not particularly limited, and may be, for example, about 10 μm to 50 μm. If desired, a surface treatment layer can be formed on the exposed portion of the outer conductive pattern 152. The surface treatment layer can be formed by, for example, electrolytic gold plating, electroless gold plating, OSP or electroless tin plating, electroless silver plating, electroless nickel plating/displacement gold plating, DIG plating, HASL, or the like.
根據另一實例的電子構件封裝100D可更包括安置於絕緣部150上方的覆蓋層170。使用覆蓋層170的目的可為保護絕緣部150、外傳導性圖案152等不受外部的物理或化學損害等。覆蓋層170可具有第二開口部171,第二開口部171暴露出安置於絕緣部150上的外傳導性圖案152的至少部分。儘管第二開口部171可暴露出外傳導性圖案152的上表面的部分,然而在某些情形中第二開口部171亦可暴露出外傳導性圖案152的側表面。覆蓋層170的材料並無特別限制。舉例而言,可使用阻焊劑作為覆蓋層170的材料。此外,可使用各種PID樹脂作為覆蓋層170的材料。若需要,則覆蓋層170亦可由多個層形成。The electronic component package 100D according to another example may further include a cover layer 170 disposed over the insulating portion 150. The purpose of using the cover layer 170 may be to protect the insulating portion 150, the outer conductive pattern 152, and the like from external physical or chemical damage or the like. The cover layer 170 may have a second opening portion 171 that exposes at least a portion of the outer conductive pattern 152 disposed on the insulating portion 150. Although the second opening portion 171 may expose a portion of the upper surface of the outer conductive pattern 152, the second opening portion 171 may also expose a side surface of the outer conductive pattern 152 in some cases. The material of the cover layer 170 is not particularly limited. For example, a solder resist can be used as the material of the cap layer 170. Further, various PID resins can be used as the material of the cover layer 170. If desired, the cover layer 170 can also be formed from multiple layers.
根據另一實例的電子構件封裝100D可更包括安置於覆蓋層170的第二開口部171中的第二外部連接端子175。第二外部連接端子175可安置於第二開口部171中,且可連接至經由第二開口部171而暴露出的外傳導性圖案152。第二外部連接端子175可由例如銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、焊料等傳導性材料形成,但並非特別限定於此。第二外部連接端子175可為焊盤、球、引腳等。第二外部連接端子175可由多個層或單個層形成。在其中第二外部連接端子175由多個層形成的情形中,第二外部連接端子175可含有銅柱及焊料,且在其中第二外部連接端子175由單個層形成的情形中,第二外部連接端子175可含有錫-銀焊料或銅。然而,此僅為實例,且第二外部連接端子175並非僅限於此。由於包含於根據另一實例的電子構件封裝100D中的其他相應構件相同於上述構件,因此將不再對其予以闡述。The electronic component package 100D according to another example may further include a second external connection terminal 175 disposed in the second opening portion 171 of the cover layer 170. The second external connection terminal 175 may be disposed in the second opening portion 171 and may be connected to the outer conductive pattern 152 exposed through the second opening portion 171. The second external connection terminal 175 may be formed of a conductive material such as copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead (Pb), solder, or the like. However, it is not particularly limited to this. The second external connection terminal 175 may be a pad, a ball, a pin, or the like. The second external connection terminal 175 may be formed of a plurality of layers or a single layer. In the case where the second external connection terminal 175 is formed of a plurality of layers, the second external connection terminal 175 may contain a copper post and solder, and in the case where the second external connection terminal 175 is formed of a single layer, the second external The connection terminal 175 may contain tin-silver solder or copper. However, this is merely an example, and the second external connection terminal 175 is not limited thereto. Since the other corresponding members included in the electronic component package 100D according to another example are the same as those described above, they will not be explained.
圖15A至圖15F是說明製造根據實例的電子構件封裝100D的製程的實例的示意圖。在對製造電子構件封裝100D的製程的實例的說明中,將不再對與上述內容重複的內容予以闡述,且將主要闡述與上述內容不同的內容。15A to 15F are schematic views illustrating an example of a process of manufacturing an electronic component package 100D according to an example. In the description of the example of the process of manufacturing the electronic component package 100D, the content overlapping with the above content will not be explained, and the content different from the above will be mainly explained.
參照圖15A,可製備框架110。此處,圖15A的A是框架110的平面圖,且圖15A的B說明圖15A的A中可用作單位封裝的局部區的橫截面。相同地,可以各種尺寸來製造及使用框架110,以利於大量生產。此外,在框架110中可存在用於達成優異拾取及放置(pick-and-place,P&P)的基準標記。Referring to Figure 15A, a frame 110 can be prepared. Here, A of FIG. 15A is a plan view of the frame 110, and B of FIG. 15A illustrates a cross section of a portion of the A of FIG. 15A that can be used as a unit package. Similarly, the frame 110 can be manufactured and used in a variety of sizes to facilitate mass production. Additionally, there may be fiducial marks in the frame 110 for achieving superior pick-and-place (P&P).
參照圖15B,可形成穿透過框架110的貫穿孔110X及貫穿孔110Y。此處,圖15B的A是其中形成有貫穿孔110X及貫穿孔110Y的框架110的平面圖,且圖15B的B說明圖15B的A中可用作單位封裝的局部區的橫截面。形成貫穿孔110X及貫穿孔110Y的方法並無特別限制,且可藉由例如機械鑽孔及/或雷射鑽孔、使用研磨顆粒的噴砂方法、使用電漿的乾式蝕刻方法、使用蝕刻劑的濕式蝕刻方法等來執行。可根據所將安裝的電子構件120的尺寸、形狀、數目等來設計貫穿孔110X的尺寸、形狀等。可根據所將形成的目標貫穿配線113的尺寸、形狀、數目等來設計貫穿孔110Y的尺寸、形狀等。Referring to FIG. 15B, a through hole 110X and a through hole 110Y penetrating through the frame 110 may be formed. Here, A of FIG. 15B is a plan view of the frame 110 in which the through holes 110X and the through holes 110Y are formed, and B of FIG. 15B illustrates a cross section of the partial area which can be used as a unit package in A of FIG. 15B. The method of forming the through hole 110X and the through hole 110Y is not particularly limited, and may be, for example, mechanical drilling and/or laser drilling, sandblasting using abrasive particles, dry etching using plasma, or using an etchant. A wet etching method or the like is performed. The size, shape, and the like of the through hole 110X can be designed according to the size, shape, number, and the like of the electronic component 120 to be mounted. The size, shape, and the like of the through hole 110Y can be designed according to the size, shape, number, and the like of the target through wiring 113 to be formed.
參照圖15C,可在框架110的上表面110A及下表面110B上以及貫穿孔110X的內壁及貫穿孔110Y的內壁上形成結合部111。此處,圖15C的A是其中形成有結合部111的框架110的平面圖,且圖15C的B說明圖15C的A中可用作單位封裝的局部區的橫截面。相同地,可藉由例如電解鍍銅、無電鍍銅等習知的方法來形成結合部111。Referring to Fig. 15C, a joint portion 111 may be formed on the upper surface 110A and the lower surface 110B of the frame 110 and on the inner wall of the through hole 110X and the inner wall of the through hole 110Y. Here, A of FIG. 15C is a plan view of the frame 110 in which the joint portion 111 is formed, and B of FIG. 15C illustrates a cross section of the portion of A of FIG. 15C which can be used as a unit package. Similarly, the joint portion 111 can be formed by a conventional method such as electrolytic copper plating or electroless copper plating.
參照圖15D,可在貫穿孔110X中安置電子構件120。接著,可使用絕緣部150對電子構件120進行囊封。絕緣部150可覆蓋框架110的至少上部部分及電子構件120的至少上部部分,且可設置於貫穿孔110X及貫穿孔110Y內的空間中。可藉由習知的方法來形成絕緣部150。舉例而言,可藉由對絕緣部150的前驅物進行積層並接著硬化所述前驅物的方法來形成絕緣部150。作為另一選擇,可藉由施加絕緣部150的材料並接著硬化所述材料來形成絕緣部150,以在其中貫穿孔的下部部分被膠帶(圖中未示出)等閉合的狀態中囊封電子構件120。Referring to FIG. 15D, the electronic component 120 may be disposed in the through hole 110X. Next, the electronic component 120 can be encapsulated using the insulating portion 150. The insulating portion 150 may cover at least an upper portion of the frame 110 and at least an upper portion of the electronic component 120, and may be disposed in a space in the through hole 110X and the through hole 110Y. The insulating portion 150 can be formed by a conventional method. For example, the insulating portion 150 can be formed by laminating a precursor of the insulating portion 150 and then hardening the precursor. Alternatively, the insulating portion 150 may be formed by applying a material of the insulating portion 150 and then hardening the material to be encapsulated in a state in which a lower portion of the through hole is closed by a tape (not shown) or the like. Electronic component 120.
參照圖15E,可在貫穿孔110Y中形成貫穿配線113。詳言之,可藉由在貫穿孔110Y中形成具有較貫穿孔110Y小的直徑的貫穿孔(圖中未示出)並接著以傳導性材料填充所述貫穿孔(圖中未示出)來形成貫穿配線113。可藉由例如電解鍍銅、無電鍍銅等習知的方法來形成貫穿配線113。更詳言之,可使用例如CVD、PVD、濺鍍、減性製程(subtractive process)、加性製程(additive process)、SAP、MSAP等方法來形成貫穿配線113,但並非僅限於此。Referring to FIG. 15E, a through wiring 113 may be formed in the through hole 110Y. In detail, a through hole (not shown) having a smaller diameter than the through hole 110Y is formed in the through hole 110Y and then the through hole (not shown) is filled with a conductive material. The through wiring 113 is formed. The through wiring 113 can be formed by a conventional method such as electrolytic copper plating or electroless copper plating. More specifically, the through wiring 113 may be formed using a method such as CVD, PVD, sputtering, subtractive process, additive process, SAP, MSAP, etc., but is not limited thereto.
參照圖15F,可在框架110及電子構件120的下方形成重新分配部130及140。詳言之,可在框架110及電子構件120之下形成絕緣層131。接著,可形成傳導性圖案132及傳導性通路133,以形成重新分配部130。接下來,可在絕緣層131之下形成絕緣層141。接著,可形成傳導性圖案142及傳導性通路143,以形成重新分配部140。在形成重新分配部130及140之後,可在重新分配部130及140下方形成外層160。接著,可在外層160中形成第一開口部161,以便暴露出傳導性圖案142的至少部分。在外層160中形成第一開口部161之後,可形成安置於第一開口部161中的第一外部連接端子165。此外,可在絕緣部150上形成外傳導性圖案152。接著,可在絕緣部150上方形成覆蓋層170。接著,可在覆蓋層170中形成第二開口部171,以便暴露出傳導性圖案142的至少部分。在覆蓋層170中形成第二開口部171之後,可形成安置於第二開口部171中的第二外部連接端子175。由於形成外傳導性圖案152、覆蓋層170、第二開口部171及第二外部連接端子175的方法實質上相同於形成傳導性圖案132及142、外層160、第一開口部161及第一外部連接端子165的方法,因此將不再對予以闡述。在某些情形中,可形成安置於覆蓋層170的第二開口部171中的僅第二外部連接端子175,在外層160中可僅形成第一開口部161,且若需要,可藉由由購買電子構件封裝100D的客戶進行單獨製程而形成安置於第一開口部161中的第一外部連接端子165。Referring to FIG. 15F, redistribution portions 130 and 140 may be formed under the frame 110 and the electronic member 120. In detail, the insulating layer 131 may be formed under the frame 110 and the electronic member 120. Next, a conductive pattern 132 and a conductive via 133 may be formed to form the redistribution portion 130. Next, an insulating layer 141 may be formed under the insulating layer 131. Next, a conductive pattern 142 and a conductive via 143 may be formed to form the redistribution portion 140. After the redistribution portions 130 and 140 are formed, the outer layer 160 may be formed below the redistribution portions 130 and 140. Next, a first opening portion 161 may be formed in the outer layer 160 to expose at least a portion of the conductive pattern 142. After the first opening portion 161 is formed in the outer layer 160, the first external connection terminal 165 disposed in the first opening portion 161 may be formed. Further, an outer conductive pattern 152 may be formed on the insulating portion 150. Next, a cover layer 170 may be formed over the insulating portion 150. Next, a second opening portion 171 may be formed in the cover layer 170 to expose at least a portion of the conductive pattern 142. After the second opening portion 171 is formed in the cover layer 170, the second external connection terminal 175 disposed in the second opening portion 171 may be formed. The method of forming the outer conductive pattern 152, the cover layer 170, the second opening portion 171, and the second external connection terminal 175 is substantially the same as forming the conductive patterns 132 and 142, the outer layer 160, the first opening portion 161, and the first outer portion. The method of connecting the terminals 165 will therefore not be explained again. In some cases, only the second external connection terminal 175 disposed in the second opening portion 171 of the cover layer 170 may be formed, and only the first opening portion 161 may be formed in the outer layer 160, and if necessary, by The customer who purchases the electronic component package 100D performs a separate process to form the first external connection terminal 165 disposed in the first opening portion 161.
同時,與上述實例不同,如參照製造根據另一實例的電子構件封裝100B的方法所述,可首先製備其上表面110A及下表面110B上形成有結合部111的框架110,且可在框架110中形成貫穿孔110X及貫穿孔110Y。在此種情形中,所製造的電子構件封裝可具有其中結合部111不安置於貫穿孔110X的內壁及貫穿孔110Y的內壁上的形式。Meanwhile, unlike the above-described example, as described with reference to the method of manufacturing the electronic component package 100B according to another example, the frame 110 on which the bonding portion 111 is formed on the upper surface 110A and the lower surface 110B may be first prepared, and may be in the frame 110 The through hole 110X and the through hole 110Y are formed in the middle. In this case, the manufactured electronic component package may have a form in which the joint portion 111 is not disposed on the inner wall of the through hole 110X and the inner wall of the through hole 110Y.
此外,與上述實例不同,如參照製造根據另一實例的電子構件封裝100C的方法所述,在其中首先製備其上表面110A及下表面110B上形成有第一結合部111A的框架110、在框架110中形成貫穿孔110X及貫穿孔110Y、且再次鍍覆第二結合部111B的情形中,所製造的電子構件封裝可具有其中框架110的上表面110A及下表面110B上形成有兩個結合部111A及111B、且貫穿孔110X的內壁及貫穿孔110Y的內壁上形成有單個結合部111B的形式。Further, unlike the above-described example, as described with reference to the method of manufacturing the electronic component package 100C according to another example, the frame 110 on which the first bonding portion 111A is formed on the upper surface 110A and the lower surface 110B is first prepared, in the frame In the case where the through hole 110X and the through hole 110Y are formed in the 110 and the second bonding portion 111B is plated again, the manufactured electronic component package may have two bonding portions formed on the upper surface 110A and the lower surface 110B of the frame 110. 111A and 111B, and the inner wall of the through hole 110X and the inner wall of the through hole 110Y are formed in the form of a single joint portion 111B.
圖16是說明根據實例的電子構件封裝100D中的貫穿配線113的各種橫截面的圖。在其中使用CNC鑽孔、沖孔方法等在貫穿孔110Y中形成小的貫穿孔(圖中未示出)的情形中,貫穿配線113的橫截面可具有如A中所示的垂直形狀;在其中使用單側雷射鑽孔、蝕刻方法等在貫穿孔110Y中形成小的貫穿孔(圖中未示出)的情形中,可具有如B中所示的斜面形狀;或者在其中使用雙側雷射鑽孔、蝕刻方法等在貫穿孔110Y中形成小的貫穿孔(圖中未示出)的情形中,可具有如C中所示的雙斜面形狀,但並非僅限於此。FIG. 16 is a diagram illustrating various cross sections of the through wiring 113 in the electronic component package 100D according to the example. In the case where a small through hole (not shown) is formed in the through hole 110Y using a CNC drilling, punching method or the like, the cross section of the through wiring 113 may have a vertical shape as shown in A; Where a single through-hole drilling, etching method, or the like is used to form a small through hole (not shown) in the through hole 110Y, it may have a bevel shape as shown in B; or a double side may be used therein. In the case where a laser through hole, an etching method, or the like is formed in a small through hole (not shown) in the through hole 110Y, it may have a double bevel shape as shown in C, but is not limited thereto.
圖17是示意性地說明電子構件封裝的另一實例的剖視圖。圖18是電子構件封裝沿圖17所示的線V-V’截取的示意性平面圖。參照圖17及圖18,根據另一實例的電子構件封裝100E可包括具有貫穿孔110X的框架110、安置於貫穿孔110X中的電子構件120、至少覆蓋框架110的上部部分及電子構件120的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111、以及安置於框架110及電子構件120下方的重新分配部130及140。絕緣部150可封閉框架110的外側部分。當框架110如上所述被絕緣部150封閉時,框架110可不暴露在外。因而,可促進例如抗氧化性等可靠性的改善。由於包含於根據另一實例的電子構件封裝100E中的相應構件相同於上述構件,因此將不再對其予以闡述。Fig. 17 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 18 is a schematic plan view of the electronic component package taken along line V-V' shown in Figure 17 . Referring to FIGS. 17 and 18, an electronic component package 100E according to another example may include a frame 110 having a through hole 110X, an electronic member 120 disposed in the through hole 110X, at least an upper portion covering the frame 110, and an upper portion of the electronic member 120. A portion of the insulating portion 150, a joint portion 111 at least partially disposed between the frame 110 and the insulating portion 150, and redistribution portions 130 and 140 disposed under the frame 110 and the electronic member 120. The insulating portion 150 may close an outer portion of the frame 110. When the frame 110 is closed by the insulating portion 150 as described above, the frame 110 may not be exposed. Thus, improvement in reliability such as oxidation resistance can be promoted. Since the corresponding members included in the electronic component package 100E according to another example are the same as those described above, they will not be described again.
圖19A至圖19D是說明製造電子構件封裝100E的製程的實例的示意圖。在對製造電子構件封裝100E的製程的實例的說明中,將不再對與上述內容重複的內容予以闡述,且將主要闡述與上述內容不同的內容。19A to 19D are schematic views illustrating an example of a process of manufacturing the electronic component package 100E. In the description of the example of the process of manufacturing the electronic component package 100E, the content overlapping with the above content will not be explained, and the content different from the above will be mainly explained.
參照圖19A,可製備其上表面110A及下表面110B上形成有結合部111的框架110。此外,可將黏合聚合物層190貼附至安置於框架110的下表面110B上的結合部111。可在框架110的整個上表面110A及整個下表面110B上方形成結合部111。相同地,可以各種尺寸來製造及使用框架110,以利於大量生產。Referring to Fig. 19A, a frame 110 having a joint portion 111 formed on an upper surface 110A and a lower surface 110B thereof may be prepared. Further, the adhesive polymer layer 190 may be attached to the joint portion 111 disposed on the lower surface 110B of the frame 110. A joint portion 111 may be formed over the entire upper surface 110A of the frame 110 and the entire lower surface 110B. Similarly, the frame 110 can be manufactured and used in a variety of sizes to facilitate mass production.
參照圖19B,可形成穿透過結合部111及框架110的貫穿孔110X及虛設孔110Z。虛設孔110Z可封閉具有貫穿孔110X的框架110。形成貫穿孔110X及虛設孔110Z的方法並無特別限制,且可藉由例如機械鑽孔及/或雷射鑽孔、使用研磨顆粒的噴砂方法、使用電漿的乾式蝕刻方法、使用蝕刻劑的濕式蝕刻方法等來執行。可根據所將安裝的電子構件120的尺寸、形狀、數目等來設計貫穿孔110X及虛設孔110Z的尺寸、形狀等。Referring to FIG. 19B, a through hole 110X and a dummy hole 110Z penetrating through the joint portion 111 and the frame 110 may be formed. The dummy hole 110Z can close the frame 110 having the through hole 110X. The method of forming the through hole 110X and the dummy hole 110Z is not particularly limited, and can be performed by, for example, mechanical drilling and/or laser drilling, sandblasting using abrasive particles, dry etching using plasma, or using an etchant. A wet etching method or the like is performed. The size, shape, and the like of the through hole 110X and the dummy hole 110Z can be designed according to the size, shape, number, and the like of the electronic component 120 to be mounted.
參照圖19C,可在貫穿孔110X中安置電子構件120。接著,可使用絕緣部150對電子構件120進行囊封。可剝除黏合聚合物層190。絕緣部150可覆蓋框架110的至少上部部分及電子構件120的至少上部部分,且可設置於貫穿孔110X內的空間中。此外,絕緣部150可封閉框架110的外側部分以使得框架110不暴露在外。可藉由例如對絕緣部150的前驅物進行積層並接著硬化所述前驅物的方法來形成絕緣部150。作為另一選擇,可藉由施加用於形成絕緣部150的材料並接著硬化所述材料的方法來形成絕緣部150,以囊封電子構件120。Referring to FIG. 19C, the electronic member 120 may be disposed in the through hole 110X. Next, the electronic component 120 can be encapsulated using the insulating portion 150. The adhesive polymer layer 190 can be stripped. The insulating portion 150 may cover at least an upper portion of the frame 110 and at least an upper portion of the electronic member 120, and may be disposed in a space within the through hole 110X. Further, the insulating portion 150 may close the outer portion of the frame 110 such that the frame 110 is not exposed. The insulating portion 150 can be formed by, for example, laminating a precursor of the insulating portion 150 and then hardening the precursor. Alternatively, the insulating portion 150 may be formed by applying a material for forming the insulating portion 150 and then hardening the material to encapsulate the electronic member 120.
參照圖19D,可在框架110及電子構件120下方形成重新分配部130及140。詳言之,可在框架110及電子構件120之下形成絕緣層131。接著,可形成傳導性圖案132及傳導性通路133,以形成重新分配部130。接下來,可在絕緣層131之下形成絕緣層141。接著,可形成傳導性圖案142及傳導性通路143,以形成重新分配部140。在形成重新分配部130及140之後,可在重新分配部130及140下方形成外層160。接著,可在外層160中形成第一開口部161,以便暴露出傳導性圖案142的至少部分。在外層160中形成第一開口部161之後,可形成安置於第一開口部161中的第一外部連接端子165。在某些情形中,可僅形成第一開口部161,且若需要,可藉由由購買電子構件封裝100E的客戶進行單獨製程而形成第一外部連接端子165。Referring to FIG. 19D, redistribution portions 130 and 140 may be formed under the frame 110 and the electronic member 120. In detail, the insulating layer 131 may be formed under the frame 110 and the electronic member 120. Next, a conductive pattern 132 and a conductive via 133 may be formed to form the redistribution portion 130. Next, an insulating layer 141 may be formed under the insulating layer 131. Next, a conductive pattern 142 and a conductive via 143 may be formed to form the redistribution portion 140. After the redistribution portions 130 and 140 are formed, the outer layer 160 may be formed below the redistribution portions 130 and 140. Next, a first opening portion 161 may be formed in the outer layer 160 to expose at least a portion of the conductive pattern 142. After the first opening portion 161 is formed in the outer layer 160, the first external connection terminal 165 disposed in the first opening portion 161 may be formed. In some cases, only the first opening portion 161 may be formed, and if necessary, the first external connection terminal 165 may be formed by a separate process by a customer who purchases the electronic component package 100E.
同時,與上述實例不同,如參照製造根據實例的電子構件封裝100A的方法所述,在其中在框架110中首先形成貫穿孔110X及虛設孔110Z、鍍覆結合部111、並形成絕緣部150的情形中,所製造的電子裝置封裝可具有其中結合部111延伸至貫穿孔110X的內壁及虛設孔110Z的內壁並安置於貫穿孔110X的內壁及虛設孔110Z的內壁上的形式。Meanwhile, unlike the above-described example, as described with reference to the method of manufacturing the electronic component package 100A according to the example, the through hole 110X and the dummy hole 110Z, the plating joint portion 111, and the insulating portion 150 are first formed in the frame 110. In this case, the manufactured electronic device package may have a form in which the joint portion 111 extends to the inner wall of the through hole 110X and the inner wall of the dummy hole 110Z and is disposed on the inner wall of the through hole 110X and the inner wall of the dummy hole 110Z.
此外,與上述實例不同,如參照製造根據另一實例的電子構件封裝100C的方法所述,在其中在其上表面110A及下表面110B上形成有第一結合部111A的框架110中首先形成貫穿孔110X及虛設孔110Z、且再次鍍覆第二結合部111B的情形中,所製造的電子構件封裝可具有其中在框架110的上表面110A及下表面110B上形成有兩個結合部111A及111B、且在貫穿孔110X的內壁及虛設孔110Z的內壁上形成有單個結合部111B上的形式。Further, unlike the above-described example, as described with reference to the method of manufacturing the electronic component package 100C according to another example, the frame 110 in which the first bonding portion 111A is formed on the upper surface 110A and the lower surface 110B is first formed through In the case of the hole 110X and the dummy hole 110Z, and the second joint portion 111B is plated again, the manufactured electronic component package may have two joint portions 111A and 111B formed on the upper surface 110A and the lower surface 110B of the frame 110. Further, a form of a single joint portion 111B is formed on the inner wall of the through hole 110X and the inner wall of the dummy hole 110Z.
圖20是示意性地說明電子構件封裝的另一實例的剖視圖。圖21是電子構件封裝沿圖20所示的線VI-VI’截取的電子構件封裝的示意性平面圖。參照圖20及圖21,根據另一實例的電子構件封裝100F可包括具有貫穿孔110X的框架110、安置於貫穿孔110X中的電子構件120及122、至少覆蓋框架110的上部部分以及電子構件120及122的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111、以及安置於框架110以及電子構件120及122下方的重新分配部130及140,其中電子構件120及122的數目為複數個。FIG. 20 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 21 is a schematic plan view of an electronic component package taken along line VI-VI' shown in Figure 20 of the electronic component package. 20 and 21, the electronic component package 100F according to another example may include a frame 110 having a through hole 110X, electronic components 120 and 122 disposed in the through hole 110X, at least an upper portion covering the frame 110, and the electronic member 120. The insulating portion 150 of the upper portion of the portion 122, the joint portion 111 at least partially disposed between the frame 110 and the insulating portion 150, and the redistribution portions 130 and 140 disposed under the frame 110 and the electronic members 120 and 122, wherein the electrons The number of members 120 and 122 is plural.
所述多個電子構件120及122可彼此相同或彼此不同。所述多個電子構件120及122可具有分別電性連接至重新分配部130及140的電極焊墊120P及122P。電極焊墊120P及122P可分別被重新分配部130及140重新分配。電子構件120及122的數目、間距、安置形式等並無特別限制,且可由熟習此項技術者依設計特定細節而充分地進行修改。舉例而言,電子構件120及122的數目可如圖20及圖21中所示為兩個。然而,電子構件120及122的數目並非僅限於此,且可為二或更多個,例如為三個、四個等。由於包含於根據另一實例的電子構件封裝100F中的相應構件相同於上述構件,因此將不再對其予以闡述。此外,由於除安置所述多個電子構件120及122以外,製造根據另一實例的電子構件封裝100F的方法與上述製造電子構件封裝100A至100E的方法相同,因此將不再對其予以闡述。同時,與圖20及圖21中所示者不同,亦可對根據另一實例的電子構件封裝100F加以修改,以便對其應用上述電子構件封裝100B至100E的特有形式。The plurality of electronic components 120 and 122 may be identical to each other or different from each other. The plurality of electronic components 120 and 122 may have electrode pads 120P and 122P electrically connected to the redistribution portions 130 and 140, respectively. Electrode pads 120P and 122P can be redistributed by redistribution portions 130 and 140, respectively. The number, spacing, arrangement, and the like of the electronic components 120 and 122 are not particularly limited, and can be sufficiently modified by those skilled in the art in accordance with specific details of the design. For example, the number of electronic components 120 and 122 can be two as shown in FIGS. 20 and 21. However, the number of the electronic components 120 and 122 is not limited thereto, and may be two or more, for example, three, four, or the like. Since the corresponding members included in the electronic component package 100F according to another example are the same as those described above, they will not be explained. Further, since the method of manufacturing the electronic component package 100F according to another example is the same as the above-described method of manufacturing the electronic component packages 100A to 100E except for arranging the plurality of electronic components 120 and 122, it will not be explained. Meanwhile, unlike the one shown in FIGS. 20 and 21, the electronic component package 100F according to another example may be modified to apply the specific form of the above-described electronic component packages 100B to 100E thereto.
圖22是示意性地說明電子構件封裝的另一實例的剖視圖。圖23是電子構件封裝沿圖22所示的線VII-VII’截取的示意性平面圖。參照圖22及圖23,根據另一實例的電子構件封裝100G可包括具有貫穿孔110X1及110X2的框架110、分別安置於貫穿孔110X1及110X2中的電子構件120及122、至少覆蓋框架110的上部部分以及電子構件120及122的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111、以及安置於框架110以及電子構件120及122下方的重新分配部130及140,其中貫穿孔110X1及110X2的數目為複數個,且電子構件120及122分別安置於貫穿孔110X1及110X2中。Fig. 22 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 23 is a schematic plan view of the electronic component package taken along line VII-VII' shown in Figure 22 . Referring to FIGS. 22 and 23, an electronic component package 100G according to another example may include a frame 110 having through holes 110X1 and 110X2, electronic components 120 and 122 disposed in the through holes 110X1 and 110X2, respectively, covering at least an upper portion of the frame 110. The portion and the insulating portion 150 of the upper portion of the electronic components 120 and 122, the joint portion 111 at least partially disposed between the frame 110 and the insulating portion 150, and the redistribution portion 130 disposed under the frame 110 and the electronic members 120 and 122 And 140, wherein the number of the through holes 110X1 and 110X2 is plural, and the electronic components 120 and 122 are respectively disposed in the through holes 110X1 and 110X2.
所述多個貫穿孔110X1及110X2的面積、形狀等可彼此相同或彼此不同,且分別安置於貫穿孔110X1及110X2中的電子構件120及122亦可彼此相同或彼此不同。貫穿孔110X1及110X2以及分別安置於貫穿孔110X1及110X2中的電子構件120及122的數目、間距、安置形式等並無特別限制,且可由熟習此項技術者依設計特定細節而充分地進行修改。舉例而言,貫穿孔110X1及110X2的數目可如圖22及圖23中所示為兩個。然而,貫穿孔110X1及110X2的數目並非僅限於此,且可為二或更多個,例如為三個、四個等。此外,分別安置於貫穿孔110X1及110X2中的電子構件120及122的數目可如圖22及圖23中所示為一個。然而,分別安置於貫穿孔110X1及110X2中的電子構件120及122的數目並非僅限於此,且可為一或多個,例如為兩個、三個等。由於包含於根據另一實例的電子構件封裝100G中的相應構件相同於上述構件,因此將不再對其予以闡述。此外,由於除形成所述多個貫穿孔110X1及110X2並在所述多個貫穿孔110X1及110X2中分別安置所述多個電子構件120及122以外,製造根據另一實例的電子構件封裝100G的方法與上述製造電子構件封裝100A至100E的方法相同,因此將不再對其予以闡述。同時,與圖22及圖23中所示者不同,亦可對根據另一實例的電子構件封裝100G加以修改,以便對其應用上述電子構件封裝100B至100F的特有形式。The areas, shapes, and the like of the plurality of through holes 110X1 and 110X2 may be identical to each other or different from each other, and the electronic members 120 and 122 respectively disposed in the through holes 110X1 and 110X2 may be identical to each other or different from each other. The number, spacing, arrangement, and the like of the through holes 110X1 and 110X2 and the electronic components 120 and 122 respectively disposed in the through holes 110X1 and 110X2 are not particularly limited, and can be sufficiently modified by those skilled in the art according to specific details of the design. . For example, the number of through holes 110X1 and 110X2 may be two as shown in FIGS. 22 and 23. However, the number of through holes 110X1 and 110X2 is not limited thereto, and may be two or more, for example, three, four, or the like. Further, the number of the electronic components 120 and 122 respectively disposed in the through holes 110X1 and 110X2 may be one as shown in FIGS. 22 and 23. However, the number of the electronic components 120 and 122 respectively disposed in the through holes 110X1 and 110X2 is not limited thereto, and may be one or more, for example, two, three, or the like. Since the corresponding members included in the electronic component package 100G according to another example are the same as those described above, they will not be explained. Further, since the plurality of electronic components 120 and 122 are respectively disposed in the plurality of through holes 110X1 and 110X2 except for forming the plurality of through holes 110X1 and 110X2, the electronic component package 100G according to another example is manufactured. The method is the same as the above-described method of manufacturing the electronic component packages 100A to 100E, and thus will not be described. Meanwhile, unlike the one shown in FIGS. 22 and 23, the electronic component package 100G according to another example may be modified to apply the specific form of the above-described electronic component packages 100B to 100F thereto.
圖24是示意性地說明電子構件封裝的另一實例的剖視圖。圖25是電子構件封裝沿圖24所示的線VIII-VIII’截取的示意性平面圖。參照圖24及圖25,根據另一實例的電子構件封裝100H可包括具有貫穿孔110X的框架110、安置於貫穿孔110X中的電子構件120及124、至少覆蓋框架110的上部部分以及電子構件120及124的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111、以及安置於框架110以及電子構件120及124下方的重新分配部130及140,其中電子構件120及124中的至少一者為積體電路120,且電子構件120及124中的另一者為被動構件124。Fig. 24 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 25 is a schematic plan view of the electronic component package taken along line VIII-VIII' shown in Figure 24 . Referring to FIGS. 24 and 25, the electronic component package 100H according to another example may include a frame 110 having a through hole 110X, electronic components 120 and 124 disposed in the through hole 110X, at least an upper portion covering the frame 110, and the electronic member 120. And an upper portion of the insulating portion 150 of the portion 124, at least partially disposed between the frame 110 and the insulating portion 150, and the redistribution portions 130 and 140 disposed under the frame 110 and the electronic components 120 and 124, wherein the electrons At least one of the members 120 and 124 is the integrated circuit 120, and the other of the electronic members 120 and 124 is the passive member 124.
積體電路120表示其中將數百至數百萬個或更多個元件整合於一起的晶片,且可為例如:應用處理器晶片,例如中央處理器(例如,CPU)、圖形處理器(例如,GPU)、數位訊號處理器、密碼學處理器、微處理器、微控制器等,但並非僅限於此。被動構件124可為例如電感器、電容器、電阻器等,但並非僅限於此。積體電路120可經由電極焊墊120P而電性連接至重新分配部130及140。被動構件124可經由例如外部電極等電極焊墊(圖中未示出)而電性連接至重新分配部130及140等。積體電路120的及被動構件124的數目、間距、安置形式等並無特別限制,且可由熟習此項技術者依設計特定細節而充分地進行修改。舉例而言,積體電路120及被動構件124可分別安置於貫穿孔110X的中心附近及貫穿孔110X的內壁附近,但並非僅限於此。此外,積體電路120的數目可為一個且被動構件124的數目可為複數個。然而,積體電路120的及被動構件124的數目並非僅限於此。舉例而言,積體電路120的數目可為複數個且被動構件124的數目可為一個,積體電路120及被動構件124二者的數目均可為一個,或者積體電路120及被動構件124二者的數目均可為複數個。由於包含於根據另一實例的電子構件封裝100H中的相應構件相同於上述構件,因此將不再對其予以闡述。此外,由於除安置所述多個電子構件120及124以外,製造根據另一實例的電子構件封裝100H的方法與上述製造電子構件封裝100A至100E的方法相同,因此將不再對其予以闡述。同時,與圖24及圖25中所示者不同,亦可對根據另一實例的電子構件封裝100H加以修改,以便對其應用上述電子構件封裝100B至100G的特有形式。The integrated circuit 120 represents a wafer in which hundreds to millions of or more components are integrated together, and may be, for example, an application processor chip such as a central processing unit (eg, a CPU), a graphics processor (eg, , GPU), digital signal processor, cryptographic processor, microprocessor, microcontroller, etc., but not limited to this. Passive member 124 can be, for example, an inductor, a capacitor, a resistor, etc., but is not limited thereto. The integrated circuit 120 can be electrically connected to the redistribution portions 130 and 140 via the electrode pads 120P. The passive member 124 can be electrically connected to the redistribution portions 130 and 140 and the like via an electrode pad (not shown) such as an external electrode. The number, spacing, arrangement, and the like of the integrated circuit 120 and the passive member 124 are not particularly limited, and can be sufficiently modified by those skilled in the art in accordance with specific details of the design. For example, the integrated circuit 120 and the passive member 124 may be disposed near the center of the through hole 110X and near the inner wall of the through hole 110X, respectively, but are not limited thereto. Further, the number of integrated circuits 120 may be one and the number of passive members 124 may be plural. However, the number of integrated circuits 120 and passive members 124 is not limited thereto. For example, the number of integrated circuits 120 may be plural and the number of passive members 124 may be one, and the number of integrated circuits 120 and passive members 124 may be one, or integrated circuit 120 and passive member 124 The number of both can be plural. Since the corresponding members included in the electronic component package 100H according to another example are the same as those described above, they will not be described again. Further, since the method of manufacturing the electronic component package 100H according to another example is the same as the above-described method of manufacturing the electronic component packages 100A to 100E except for arranging the plurality of electronic components 120 and 124, it will not be explained. Meanwhile, unlike the one shown in FIGS. 24 and 25, the electronic component package 100H according to another example may be modified to apply the specific form of the above-described electronic component packages 100B to 100G thereto.
圖26是示意性地說明電子構件封裝的另一實例的剖視圖。參照圖26,根據另一實例的電子構件封裝100I可包括具有貫穿孔110X的框架110、安置於貫穿孔110X中的電子構件120、至少覆蓋框架110的上部部分及電子構件120的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111、以及安置於框架110及電子構件120下方的重新分配部130及140。框架110可包括安置於其中的散熱層116,且用於形成框架110的金屬系材料或陶瓷系材料可被散熱層116劃分成多個層115A及115B。Fig. 26 is a cross-sectional view schematically illustrating another example of the electronic component package. Referring to FIG. 26, an electronic component package 100I according to another example may include a frame 110 having a through hole 110X, an electronic member 120 disposed in the through hole 110X, an insulation covering at least an upper portion of the frame 110, and an upper portion of the electronic member 120. The portion 150 is at least partially disposed at a joint portion 111 between the frame 110 and the insulating portion 150, and the redistribution portions 130 and 140 disposed under the frame 110 and the electronic member 120. The frame 110 may include a heat dissipation layer 116 disposed therein, and the metal-based or ceramic-based material used to form the frame 110 may be divided into a plurality of layers 115A and 115B by the heat dissipation layer 116.
散熱層116可由例如銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、或其合金等傳導性材料形成。散熱層116可具有較用於形成框架110的其餘部分的金屬系材料或陶瓷系材料大的導熱率。因而,在其中框架110包括散熱層116的情形中,散熱特性可得到進一步改善。由於包含於根據另一實例的電子構件封裝100I中的相應構件相同於上述構件,因此將不再對其予以闡述。此外,由於除在框架110中安置散熱層116以外,製造根據另一實例的電子構件封裝100I的方法與上述製造電子構件封裝100A至100E的方法相同,因此將不再對其予以闡述。同時,與圖26中所示者不同,亦可對根據另一實例的電子構件封裝100I加以修改,以便對其應用上述電子構件封裝100B至100H的特有形式。The heat dissipation layer 116 may be formed of a conductive material such as copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead (Pb), or an alloy thereof. The heat dissipation layer 116 may have a greater thermal conductivity than the metal-based or ceramic-based material used to form the remainder of the frame 110. Thus, in the case where the frame 110 includes the heat dissipation layer 116, the heat dissipation characteristics can be further improved. Since the corresponding members included in the electronic component package 100I according to another example are the same as those described above, they will not be explained. Further, since the method of manufacturing the electronic component package 100I according to another example is the same as the above-described method of manufacturing the electronic component packages 100A to 100E except that the heat dissipation layer 116 is disposed in the frame 110, it will not be explained. Meanwhile, unlike the one shown in FIG. 26, the electronic component package 100I according to another example may be modified to apply the specific form of the above-described electronic component packages 100B to 100H thereto.
圖27是示意性地說明電子構件封裝的另一實例的剖視圖。參照圖27,根據另一實例的電子構件封裝100J可包括具有貫穿孔110X的框架110、安置於貫穿孔110X中的電子構件120、至少覆蓋框架110的上部部分及電子構件120的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111、以及安置於框架110及電子構件120下方的重新分配部130及140。框架110可包括安置於其中的多個散熱層116A及116B,且用於形成框架110的金屬系材料或陶瓷系材料可被所述多個散熱層116A及116B劃分成多個層115A、115B及115C。Fig. 27 is a cross-sectional view schematically illustrating another example of the electronic component package. Referring to FIG. 27, an electronic component package 100J according to another example may include a frame 110 having a through hole 110X, an electronic member 120 disposed in the through hole 110X, an insulation covering at least an upper portion of the frame 110, and an upper portion of the electronic member 120. The portion 150 is at least partially disposed at a joint portion 111 between the frame 110 and the insulating portion 150, and the redistribution portions 130 and 140 disposed under the frame 110 and the electronic member 120. The frame 110 may include a plurality of heat dissipation layers 116A and 116B disposed therein, and a metal-based material or a ceramic-based material for forming the frame 110 may be divided into a plurality of layers 115A, 115B by the plurality of heat dissipation layers 116A and 116B and 115C.
相應散熱層116A及116B可由例如銅(Cu)、鋁(Al)、銀(Ag)、錫(Sn)、金(Au)、鎳(Ni)、鉛(Pb)、或其合金等傳導性材料形成。散熱層116A及116B可具有較用於形成框架110的其餘部分的金屬系材料或陶瓷系材料大的導熱率。因而,在其中框架110包括散熱層116A及116B的情形中,散熱特性可得到進一步改善。散熱層116A及116B的數目可多於圖27中所示的散熱層的數目。由於包含於根據另一實例的電子構件封裝100J中的相應構件相同於上述構件,因此將不再對其予以闡述。此外,由於除在框架110中安置所述多個散熱層116A及116B以外,製造根據另一實例的電子構件封裝100J的方法與上述製造電子構件封裝100A至100E的方法相同,因此將不再對其予以闡述。同時,與圖27中所示者不同,亦可對根據另一實例的電子構件封裝100J加以修改,以便對其應用上述電子構件封裝100B至100H的特有形式。The respective heat dissipation layers 116A and 116B may be made of a conductive material such as copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead (Pb), or an alloy thereof. form. The heat dissipation layers 116A and 116B may have a greater thermal conductivity than the metal-based or ceramic-based materials used to form the remainder of the frame 110. Thus, in the case where the frame 110 includes the heat dissipation layers 116A and 116B, the heat dissipation characteristics can be further improved. The number of heat dissipation layers 116A and 116B may be more than the number of heat dissipation layers shown in FIG. Since the corresponding members included in the electronic component package 100J according to another example are the same as those described above, they will not be explained. Further, since the method of manufacturing the electronic component package 100J according to another example is the same as the above-described method of manufacturing the electronic component packages 100A to 100E except that the plurality of heat dissipation layers 116A and 116B are disposed in the frame 110, it will no longer be It is elaborated. Meanwhile, unlike the one shown in FIG. 27, the electronic component package 100J according to another example may be modified to apply the specific form of the above-described electronic component packages 100B to 100H thereto.
堆疊封裝結構Stacked package structure
圖28是示意性地說明堆疊封裝結構的實例的剖視圖。根據上述各種實例的電子構件封裝100A至100H可以各種形式應用於堆疊封裝結構。舉例而言,參照圖28,根據實例的堆疊封裝結構可具有其中在上述電子構件封裝100D上方安置另一電子構件封裝200的形式。28 is a cross-sectional view schematically illustrating an example of a stacked package structure. The electronic component packages 100A to 100H according to the various examples described above can be applied to the stacked package structure in various forms. For example, referring to FIG. 28, a stacked package structure according to an example may have a form in which another electronic component package 200 is disposed over the above-described electronic component package 100D.
參照圖28,如上所述,第一電子構件封裝100D可包括具有貫穿孔110X的框架110、安置於貫穿孔110X中的電子構件120、至少覆蓋框架110的上部部分及電子構件120的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111、穿透過框架110的貫穿配線113、安置於框架110及電子構件120下方的重新分配部130及140、安置於重新分配部130及140下方的第一外部連接端子165、以及安置於絕緣部150上方的第二外部連接端子175。由於相應構件相同於上述構件,因此將不再對其予以闡述。Referring to FIG. 28, as described above, the first electronic component package 100D may include a frame 110 having a through hole 110X, an electronic member 120 disposed in the through hole 110X, at least an upper portion covering the frame 110, and an upper portion of the electronic member 120. The insulating portion 150, the joint portion 111 disposed at least partially between the frame 110 and the insulating portion 150, the through wiring 113 penetrating through the frame 110, the redistribution portions 130 and 140 disposed under the frame 110 and the electronic member 120, are disposed on A first external connection terminal 165 below the redistribution portions 130 and 140, and a second external connection terminal 175 disposed above the insulating portion 150. Since the corresponding components are identical to the above components, they will not be explained.
第二電子構件封裝200可安置於第一電子構件封裝100D上方,並可經由第二外部連接端子175而連接至第一電子構件封裝100D。第二電子構件封裝200可為習知的電子構件封裝,且第二電子構件封裝200的結構或形式並無特別限制。作為實例,第二電子構件封裝200可為其中以覆晶形式安裝有例如揮發性記憶體(例如DRAM)、非揮發性記憶體(例如ROM)、快閃記憶體等記憶體晶片的記憶體晶片封裝,但並非僅限於此。The second electronic component package 200 may be disposed over the first electronic component package 100D and may be connected to the first electronic component package 100D via the second external connection terminal 175. The second electronic component package 200 may be a conventional electronic component package, and the structure or form of the second electronic component package 200 is not particularly limited. As an example, the second electronic component package 200 may be a memory chip in which a memory chip such as a volatile memory (eg, DRAM), a non-volatile memory (eg, a ROM), a flash memory, or the like is mounted in a flip chip form. Package, but not limited to this.
圖29是示意性地說明堆疊封裝結構的另一實例的剖視圖。舉例而言,參照圖29,根據另一實例的堆疊封裝結構可具有其中在上述電子構件封裝100D上方及下方分別安置其他電子構件封裝200及300的形式。29 is a cross-sectional view schematically illustrating another example of a stacked package structure. For example, referring to FIG. 29, a stacked package structure according to another example may have a form in which other electronic component packages 200 and 300 are disposed above and below the above-described electronic component package 100D, respectively.
參照圖29,如上所述,第一電子構件封裝100D可包括具有貫穿孔110X的框架110、安置於貫穿孔110X中的電子構件120、至少覆蓋框架110的上部部分及電子構件120的上部部分的絕緣部150、至少局部地安置於框架110與絕緣部150之間的結合部111、穿透過框架110的貫穿配線113、安置於框架110及電子構件120下方的重新分配部130及140、安置於重新分配部130及140下方的第一外部連接端子165、以及安置於絕緣部150上方的第二外部連接端子175。由於相應構件相同於上述構件,因此將不再對其予以闡述。Referring to FIG. 29, as described above, the first electronic component package 100D may include a frame 110 having a through hole 110X, an electronic member 120 disposed in the through hole 110X, at least an upper portion covering the frame 110, and an upper portion of the electronic member 120. The insulating portion 150, the joint portion 111 disposed at least partially between the frame 110 and the insulating portion 150, the through wiring 113 penetrating through the frame 110, the redistribution portions 130 and 140 disposed under the frame 110 and the electronic member 120, are disposed on A first external connection terminal 165 below the redistribution portions 130 and 140, and a second external connection terminal 175 disposed above the insulating portion 150. Since the corresponding components are identical to the above components, they will not be explained.
如上所述,第二電子構件封裝200可安置於第一電子構件封裝100D上方,並可經由第二外部連接端子175而連接至第一電子構件封裝100D。第二電子構件封裝200可為習知的電子構件封裝,且第二電子構件封裝200的結構或形式並無特別限制。作為實例,第二電子構件封裝200可為其中安裝有例如揮發性記憶體(例如DRAM)、非揮發性記憶體(例如ROM)、快閃記憶體等記憶體晶片的記憶體晶片封裝,但並非僅限於此。作為另一選擇,第二電子構件封裝200亦可為上述電子構件封裝100A至100H中的任一者。As described above, the second electronic component package 200 may be disposed over the first electronic component package 100D and may be connected to the first electronic component package 100D via the second external connection terminal 175. The second electronic component package 200 may be a conventional electronic component package, and the structure or form of the second electronic component package 200 is not particularly limited. As an example, the second electronic component package 200 may be a memory chip package in which a memory chip such as a volatile memory (eg, DRAM), a non-volatile memory (eg, ROM), a flash memory, or the like is mounted, but is not Limited to this. Alternatively, the second electronic component package 200 may be any of the above-described electronic component packages 100A to 100H.
第三電子構件封裝300可安置於第一電子構件封裝100D下方,並可經由第一外部連接端子165而連接至第一電子構件封裝100D。第三電子構件封裝300亦可為習知的電子構件封裝,且第三電子構件封裝300的結構或形式並無特別限制。作為實例,第三電子構件封裝300亦可為其中安裝有例如揮發性記憶體(例如DRAM)、非揮發性記憶體(例如ROM)、快閃記憶體等記憶體晶片的記憶體晶片封裝,但並非僅限於此。作為另一選擇,第三電子構件封裝300亦可為上述電子構件封裝100A至100H中的任一者。The third electronic component package 300 may be disposed under the first electronic component package 100D and may be connected to the first electronic component package 100D via the first external connection terminal 165. The third electronic component package 300 may also be a conventional electronic component package, and the structure or form of the third electronic component package 300 is not particularly limited. As an example, the third electronic component package 300 may also be a memory chip package in which a memory chip such as a volatile memory (eg, DRAM), a non-volatile memory (eg, ROM), a flash memory, or the like is mounted, but Not limited to this. Alternatively, the third electronic component package 300 may be any of the above-described electronic component packages 100A to 100H.
儘管未在圖29中示出,然而例如表面安裝技術(surface-mounting technology,SMT)構件等各種單獨的被動構件(圖中未示出)可安置於第一電子構件封裝100D的表面上。此外,若干類型的電子構件封裝100A至100H或若干其他類型的電子構件封裝(圖29中未示出)可與被動構件一起被安置成上部封裝。所述被動構件(圖中未示出)亦可安置於第二開口部171中,且可物理地連接至及/或電性連接至經由第二開口部171而暴露出的各種傳導性圖案。Although not shown in FIG. 29, various separate passive members (not shown) such as surface-mounting technology (SMT) members may be disposed on the surface of the first electronic component package 100D. Further, several types of electronic component packages 100A to 100H or several other types of electronic component packages (not shown in FIG. 29) may be disposed together with the passive members as an upper package. The passive member (not shown) may also be disposed in the second opening portion 171 and may be physically connected to and/or electrically connected to various conductive patterns exposed through the second opening portion 171.
如上所述,根據本發明的示例性實施例,可提供一種具有改善的散熱特性及翹曲特性的電子構件封裝、及包括該封裝的堆疊封裝結構。As described above, according to an exemplary embodiment of the present invention, an electronic component package having improved heat dissipation characteristics and warpage characteristics, and a stacked package structure including the package can be provided.
同時,在本發明中,使用用語「下部部分」來表示電子構件封裝在電子裝置中的安裝方向,使用用語「上部部分」來表示與用語「下部部分」所表示的方向相對的方向,且使用用語「側部部分」來表示與用語「上部部分及下部部分」所表示的方向垂直的方向。此外,片語「位於上部部分、下部部分、或側部部分處」包含其中目標構件位於對應方向上但不直接接觸參考構件的情形(即,其中目標構件不直接接觸參考構件的情形)、以及其中目標構件直接接觸參考構件的情形。Meanwhile, in the present invention, the term "lower portion" is used to indicate the mounting direction of the electronic component package in the electronic device, and the term "upper portion" is used to indicate the direction opposite to the direction indicated by the term "lower portion", and is used. The term "side portion" means a direction perpendicular to the direction indicated by the terms "upper portion and lower portion". Further, the phrase "at the upper portion, the lower portion, or the side portion" includes a case in which the target member is located in the corresponding direction but does not directly contact the reference member (ie, a case where the target member does not directly contact the reference member), and Where the target member is in direct contact with the reference member.
同時,在本發明中,用語「第一」、「第二」等用於區分各個構件,而並非限制對應構件的順序、重要性等。在某些情形中,在不背離本發明的範圍的條件下,第一構件可被稱為第二構件,且第二構件亦可類似地被稱為第一構件。Meanwhile, in the present invention, the terms "first", "second", and the like are used to distinguish the respective members, and do not limit the order, importance, and the like of the corresponding members. In some cases, the first member may be referred to as a second member without departing from the scope of the invention, and the second member may also be similarly referred to as a first member.
同時,本發明中所用用語「實例」並非意指同一示例性實施例,而是用以強調及闡述不同的獨特特徵。然而,以上所提出的實例亦可實作為與另一實例的特徵進行組合。舉例而言,即使在一具體實例中闡述的特定細節未在另一實例中進行闡述,但除另有說明外,其亦可被理解為與另一實例相關的闡述。In the meantime, the term "example" as used in the present invention is not intended to mean the same exemplary embodiment, but to emphasize and clarify different unique features. However, the examples presented above may also be combined with features of another example. For example, even if the specific details set forth in a particular example are not set forth in another example, it may be understood as being related to another example, unless otherwise stated.
同時,在本發明中所用的用語僅用於闡述實例而非用於限制本發明。此處,除非上下文中另有解釋,否則單數形式亦包含複數形式。Also, the terms used in the present invention are used for illustration only and are not intended to limit the invention. Here, the singular forms also include the plural unless the context dictates otherwise.
儘管以上已示出並闡述了示例性實施例,然而對於熟習此項技術者將顯而易見,在不背離由隨附申請專利範圍界定的本發明的範圍的條件下,可作出潤飾及變型。Although the exemplary embodiments have been shown and described, it will be apparent to those skilled in the art that modifications and variations can be made without departing from the scope of the invention as defined by the appended claims.
100‧‧‧電子構件封裝
100A、100B、100C、100D、100E、100F、100G、100H、100I、100J‧‧‧電子構件封裝
110‧‧‧框架
110A‧‧‧上表面
110B‧‧‧下表面
110X、110X1、110X2、110Y‧‧‧貫穿孔
110Z‧‧‧虛設孔
111、111A、111B‧‧‧結合部
113‧‧‧貫穿配線
115A、115B、115C‧‧‧層
116、116A、116B‧‧‧散熱層
120‧‧‧電子構件
120P‧‧‧電極焊墊
122‧‧‧電子構件
122P‧‧‧電極焊墊
124‧‧‧電子構件
130‧‧‧重新分配部
131‧‧‧絕緣層
132‧‧‧傳導性圖案
133‧‧‧傳導性通路
140‧‧‧重新分配部
141‧‧‧絕緣層
142‧‧‧傳導性圖案
143‧‧‧傳導性通路
150‧‧‧絕緣部
152‧‧‧外傳導性圖案
160‧‧‧外層
161‧‧‧第一開口部
165‧‧‧第一外部連接端子
170‧‧‧覆蓋層
171‧‧‧第二開口部
175‧‧‧第二外部連接端子
190‧‧‧黏合聚合物層
200‧‧‧電子構件封裝
300‧‧‧電子構件封裝
1000‧‧‧電子裝置
1010‧‧‧母板
1020‧‧‧晶片相關構件
1030‧‧‧網路相關構件
1040‧‧‧其他構件
1050‧‧‧照相機
1060‧‧‧天線
1070‧‧‧顯示器
1080‧‧‧電池
1090‧‧‧訊號線
1100‧‧‧智慧型電話
1101‧‧‧主體
1110‧‧‧主板
1120‧‧‧電子構件
1130‧‧‧照相機
I-I’、II-II’、III-III’、IV-IV’、V-V’、VI-VI’、VII-VII’、VIII-VIII’‧‧‧線100‧‧‧Electronic component packaging
100A, 100B, 100C, 100D, 100E, 100F, 100G, 100H, 100I, 100J‧‧‧ electronic component package
110‧‧‧Frame
110A‧‧‧Upper surface
110B‧‧‧ lower surface
110X, 110X1, 110X2, 110Y‧‧‧ through holes
110Z‧‧‧Dummy hole
111, 111A, 111B‧‧‧ joints
113‧‧‧through wiring
115A, 115B, 115C‧‧ layer
116, 116A, 116B‧‧‧ heat dissipation layer
120‧‧‧Electronic components
120P‧‧‧electrode pad
122‧‧‧Electronic components
122P‧‧‧electrode pad
124‧‧‧Electronic components
130‧‧‧Reassignment Department
131‧‧‧Insulation
132‧‧‧ Conductive pattern
133‧‧‧ Conductive pathway
140‧‧‧Reassignment Department
141‧‧‧Insulation
142‧‧‧Conductive pattern
143‧‧‧ Conductive pathway
150‧‧‧Insulation
152‧‧‧External conductive pattern
160‧‧‧ outer layer
161‧‧‧First opening
165‧‧‧First external connection terminal
170‧‧‧ Coverage
171‧‧‧ second opening
175‧‧‧Second external connection terminal
190‧‧‧Adhesive polymer layer
200‧‧‧Electronic component packaging
300‧‧‧Electronic component packaging
1000‧‧‧Electronic devices
1010‧‧‧ Motherboard
1020‧‧‧ wafer related components
1030‧‧‧Network related components
1040‧‧‧Other components
1050‧‧‧ camera
1060‧‧‧Antenna
1070‧‧‧ display
1080‧‧‧Battery
1090‧‧‧Signal line
1100‧‧‧Smart Phone
1101‧‧‧ Subject
1110‧‧‧ motherboard
1120‧‧‧Electronic components
1130‧‧‧ camera
Lines I-I', II-II', III-III', IV-IV', V-V', VI-VI', VII-VII', VIII-VIII'‧‧
藉由結合附圖閱讀以下詳細說明,將更清楚地理解本發明的以上及其他態樣、特徵及優點,在附圖中: 圖1是示意性地說明電子裝置系統的實例的方塊圖。 圖2是示意性地說明用於電子裝置中的電子構件封裝的實例的圖。 圖3是示意性地說明電子構件封裝的實例的剖視圖。 圖4是所述電子構件封裝沿圖3所示的線I-I’截取的示意性平面圖。 圖5A至圖5E是說明製造圖3所示電子構件封裝的製程的實例的示意圖。 圖6是說明圖3所示電子構件封裝的框架的若干橫截面的圖。 圖7是示意性地說明電子構件封裝的另一實例的剖視圖。 圖8是所述電子構件封裝沿圖7所示的線II-II’截取的示意性平面圖。 圖9A至圖9D是說明製造圖7所示電子構件封裝的製程的實例的示意圖。 圖10是示意性地說明電子構件封裝的另一實例的剖視圖。 圖11是所述電子構件封裝沿圖10所示的線III-III’截取的示意性平面圖。 圖12A至圖12E是說明製造圖10所示電子構件封裝的製程的實例的示意圖。 圖13是示意性地說明電子構件封裝的另一實例的剖視圖。 圖14是所述電子構件封裝沿圖13所示的線IV-IV’截取的示意性平面圖。 圖15A至圖15F是說明製造圖13所示電子構件封裝的製程的實例的示意圖。 圖16是說明圖13所示電子構件封裝的貫穿配線的若干橫截面的圖。 圖17是示意性地說明電子構件封裝的另一實例的剖視圖。 圖18是所述電子構件封裝沿圖17所示的線V-V’截取的示意性平面圖。 圖19A至圖19D是說明製造圖17所示的電子構件封裝的製程的實例的示意圖。 圖20是示意性地說明電子構件封裝的另一實例的剖視圖。 圖21是所述電子構件封裝沿圖20所示的線VI-VI’截取的示意性平面圖。 圖22是示意性地說明電子構件封裝的另一實例的剖視圖。 圖23是所述電子構件封裝沿圖22所示的線VII-VII’截取的示意性平面圖。 圖24是示意性地說明電子構件封裝的另一實例的剖視圖。 圖25是所述電子構件封裝沿圖24所示的線VIII-VIII’截取的示意性平面圖。 圖26是示意性地說明電子構件封裝的另一實例的剖視圖。 圖27是示意性地說明電子構件封裝的另一實例的剖視圖。 圖28是示意性地說明堆疊封裝結構的實例的剖視圖。 圖29是示意性地說明堆疊封裝結構的另一實例的剖視圖。The above and other aspects, features and advantages of the present invention will become more apparent from the written description of the appended claims. 2 is a diagram schematically illustrating an example of an electronic component package used in an electronic device. FIG. 3 is a cross-sectional view schematically illustrating an example of an electronic component package. Fig. 4 is a schematic plan view of the electronic component package taken along line I-I' shown in Fig. 3. 5A to 5E are schematic views illustrating an example of a process of manufacturing the electronic component package shown in Fig. 3. Figure 6 is a diagram illustrating several cross sections of the frame of the electronic component package shown in Figure 3. FIG. 7 is a cross-sectional view schematically illustrating another example of an electronic component package. Fig. 8 is a schematic plan view of the electronic component package taken along line II-II' shown in Fig. 7. 9A to 9D are schematic views illustrating an example of a process of manufacturing the electronic component package shown in Fig. 7. FIG. 10 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 11 is a schematic plan view of the electronic component package taken along line III-III' shown in Figure 10 . 12A to 12E are schematic views illustrating an example of a process of manufacturing the electronic component package shown in Fig. 10. FIG. 13 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 14 is a schematic plan view of the electronic component package taken along line IV-IV' shown in Figure 13 . 15A to 15F are schematic views illustrating an example of a process of manufacturing the electronic component package shown in Fig. 13. Fig. 16 is a view showing several cross sections of a through wiring of the electronic component package shown in Fig. 13. Fig. 17 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 18 is a schematic plan view of the electronic component package taken along line V-V' shown in Figure 17 . 19A to 19D are schematic views illustrating an example of a process of manufacturing the electronic component package shown in Fig. 17. FIG. 20 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 21 is a schematic plan view of the electronic component package taken along line VI-VI' shown in Figure 20 . Fig. 22 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 23 is a schematic plan view of the electronic component package taken along line VII-VII' shown in Figure 22 . Fig. 24 is a cross-sectional view schematically illustrating another example of the electronic component package. Figure 25 is a schematic plan view of the electronic component package taken along line VIII-VIII' shown in Figure 24 . Fig. 26 is a cross-sectional view schematically illustrating another example of the electronic component package. Fig. 27 is a cross-sectional view schematically illustrating another example of the electronic component package. 28 is a cross-sectional view schematically illustrating an example of a stacked package structure. 29 is a cross-sectional view schematically illustrating another example of a stacked package structure.
100A‧‧‧電子構件封裝 100A‧‧‧Electronic component package
110‧‧‧框架 110‧‧‧Frame
110A‧‧‧上表面 110A‧‧‧Upper surface
110B‧‧‧下表面 110B‧‧‧ lower surface
110X‧‧‧貫穿孔 110X‧‧‧through hole
111‧‧‧結合部 111‧‧‧Combination Department
120‧‧‧電子構件 120‧‧‧Electronic components
120P‧‧‧電極焊墊 120P‧‧‧electrode pad
130‧‧‧重新分配部 130‧‧‧Reassignment Department
131‧‧‧絕緣層 131‧‧‧Insulation
132‧‧‧傳導性圖案 132‧‧‧ Conductive pattern
133‧‧‧傳導性通路 133‧‧‧ Conductive pathway
140‧‧‧重新分配部 140‧‧‧Reassignment Department
141‧‧‧絕緣層 141‧‧‧Insulation
142‧‧‧傳導性圖案 142‧‧‧Conductive pattern
143‧‧‧傳導性通路 143‧‧‧ Conductive pathway
150‧‧‧絕緣部 150‧‧‧Insulation
160‧‧‧外層 160‧‧‧ outer layer
161‧‧‧第一開口部 161‧‧‧First opening
165‧‧‧第一外部連接端子 165‧‧‧First external connection terminal
I-I’‧‧‧線 I-I’‧‧‧ line
Claims (25)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2015-0067999 | 2015-05-15 | ||
| KR20150067999 | 2015-05-15 | ||
| KR10-2015-0142626 | 2015-10-13 | ||
| KR1020150142626A KR102021886B1 (en) | 2015-05-15 | 2015-10-13 | Electronic component package and package on package structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201709439A true TW201709439A (en) | 2017-03-01 |
| TWI658545B TWI658545B (en) | 2019-05-01 |
Family
ID=57541641
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW105114641A TWI658545B (en) | 2015-05-15 | 2016-05-12 | Electronic component package and stacked package structure including same |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP6521529B2 (en) |
| KR (1) | KR102021886B1 (en) |
| TW (1) | TWI658545B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI724376B (en) * | 2018-08-28 | 2021-04-11 | 南韓商三星電子股份有限公司 | Fan-out semiconductor package |
| CN113611682A (en) * | 2021-07-30 | 2021-11-05 | 日月光半导体制造股份有限公司 | Semiconductor package structure and manufacturing method thereof |
| TWI868318B (en) * | 2020-02-20 | 2025-01-01 | 日商住友電氣工業股份有限公司 | Semiconductor device and method for manufacturing the same |
| TWI892249B (en) * | 2023-08-14 | 2025-08-01 | 台灣積體電路製造股份有限公司 | Semiconductor device structure and method of forming the same |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101983188B1 (en) | 2016-12-22 | 2019-05-28 | 삼성전기주식회사 | Fan-out semiconductor package |
| JP6815880B2 (en) * | 2017-01-25 | 2021-01-20 | 株式会社ディスコ | Manufacturing method of semiconductor package |
| KR102081086B1 (en) * | 2017-07-07 | 2020-02-25 | 삼성전자주식회사 | Fan-out semiconductor package module |
| KR102038602B1 (en) * | 2017-07-14 | 2019-10-31 | 전자부품연구원 | High heat radiating fan-out package and manufacturing method thereof |
| US10541209B2 (en) * | 2017-08-03 | 2020-01-21 | General Electric Company | Electronics package including integrated electromagnetic interference shield and method of manufacturing thereof |
| TWI736780B (en) | 2017-10-31 | 2021-08-21 | 台灣積體電路製造股份有限公司 | Chip package and methods of forming the same |
| US11322449B2 (en) | 2017-10-31 | 2022-05-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with fan-out structures |
| KR102061850B1 (en) | 2018-02-26 | 2020-01-02 | 삼성전자주식회사 | Fan-out semiconductor package |
| KR102086361B1 (en) * | 2018-06-04 | 2020-03-09 | 삼성전자주식회사 | Semiconductor package |
| KR102513085B1 (en) * | 2018-11-20 | 2023-03-23 | 삼성전자주식회사 | Fan-out semiconductor package |
| US11251099B2 (en) | 2019-07-31 | 2022-02-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Warpage control of packages using embedded core frame |
| CN114582828B (en) * | 2020-11-30 | 2025-02-07 | 华为技术有限公司 | Packaging substrate and communication equipment |
| KR102609629B1 (en) * | 2021-07-22 | 2023-12-04 | 한국전자기술연구원 | Semiconductor package for high frequency power amplifier, mounting structure thereof, and manufacturing method thereof |
| WO2023038757A1 (en) * | 2021-09-09 | 2023-03-16 | Applied Materials, Inc. | Stiffener frame for semiconductor device packages |
| CN114695129A (en) * | 2022-02-17 | 2022-07-01 | 中国电子科技集团公司第十三研究所 | Preparation method of ceramic tube shell with surface groove metallization heat sink structure and ceramic tube shell |
| WO2023209861A1 (en) * | 2022-04-27 | 2023-11-02 | 日本電信電話株式会社 | Semiconductor device, and manufacturing method therefor |
| US12431402B2 (en) * | 2022-07-26 | 2025-09-30 | Avago Technologies International Sales Pte. Limited | Stress and warpage improvements for stiffener ring package with exposed die(s) |
| CN117352463A (en) * | 2023-09-28 | 2024-01-05 | 珠海越亚半导体股份有限公司 | Panel-level fan-out packaging structure and manufacturing method |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4028749B2 (en) * | 2002-04-15 | 2007-12-26 | 日本特殊陶業株式会社 | Wiring board |
| JP2003347741A (en) * | 2002-05-30 | 2003-12-05 | Taiyo Yuden Co Ltd | Composite multilayer substrate and module using the same |
| JP2004071698A (en) * | 2002-08-02 | 2004-03-04 | Hitachi Metals Ltd | Semiconductor package |
| WO2006043474A1 (en) * | 2004-10-22 | 2006-04-27 | Murata Manufacturing Co., Ltd. | Composite multilayer substrate and its manufacturing method |
| US7830004B2 (en) * | 2006-10-27 | 2010-11-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging with base layers comprising alloy 42 |
| TWI343110B (en) * | 2007-06-20 | 2011-06-01 | Unimicron Technology Corp | Process of embedded circuit board having a conductive hole |
| JP4600443B2 (en) * | 2007-07-09 | 2010-12-15 | 日本電気株式会社 | Semiconductor package and stacked semiconductor package |
| JP4862871B2 (en) * | 2008-09-18 | 2012-01-25 | 株式会社デンソー | Semiconductor device |
| JP5372579B2 (en) * | 2009-04-10 | 2013-12-18 | 新光電気工業株式会社 | Semiconductor device, manufacturing method thereof, and electronic device |
| JP2011187830A (en) * | 2010-03-10 | 2011-09-22 | Tdk Corp | Substrate with built-in electronic component, and method of manufacturing the same |
| JP2011211099A (en) * | 2010-03-30 | 2011-10-20 | Tdk Corp | Substrate with built-in electronic components and method of manufacturing the same |
| JP2013211480A (en) * | 2012-03-30 | 2013-10-10 | Fujikura Ltd | Component built-in substrate |
| US8901435B2 (en) * | 2012-08-14 | 2014-12-02 | Bridge Semiconductor Corporation | Hybrid wiring board with built-in stopper, interposer and build-up circuitry |
| US9318411B2 (en) * | 2013-11-13 | 2016-04-19 | Brodge Semiconductor Corporation | Semiconductor package with package-on-package stacking capability and method of manufacturing the same |
-
2015
- 2015-10-13 KR KR1020150142626A patent/KR102021886B1/en active Active
-
2016
- 2016-05-12 JP JP2016096403A patent/JP6521529B2/en active Active
- 2016-05-12 TW TW105114641A patent/TWI658545B/en active
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI724376B (en) * | 2018-08-28 | 2021-04-11 | 南韓商三星電子股份有限公司 | Fan-out semiconductor package |
| TWI868318B (en) * | 2020-02-20 | 2025-01-01 | 日商住友電氣工業股份有限公司 | Semiconductor device and method for manufacturing the same |
| CN113611682A (en) * | 2021-07-30 | 2021-11-05 | 日月光半导体制造股份有限公司 | Semiconductor package structure and manufacturing method thereof |
| TWI892249B (en) * | 2023-08-14 | 2025-08-01 | 台灣積體電路製造股份有限公司 | Semiconductor device structure and method of forming the same |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2016219798A (en) | 2016-12-22 |
| KR20160134435A (en) | 2016-11-23 |
| TWI658545B (en) | 2019-05-01 |
| JP6521529B2 (en) | 2019-05-29 |
| KR102021886B1 (en) | 2019-09-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI658545B (en) | Electronic component package and stacked package structure including same | |
| US10109588B2 (en) | Electronic component package and package-on-package structure including the same | |
| US11121066B2 (en) | Fan-out semiconductor package | |
| US10770418B2 (en) | Fan-out semiconductor package | |
| US10262949B2 (en) | Fan-out semiconductor package and method of manufacturing the same | |
| US10276467B2 (en) | Fan-out semiconductor package | |
| TWI767890B (en) | Fan-out semiconductor package and manufacturing method thereof | |
| US10170386B2 (en) | Electronic component package and method of manufacturing the same | |
| US10714437B2 (en) | Fan-out semiconductor package | |
| KR102015335B1 (en) | Electronic component package and manufacturing method for the same | |
| US10199337B2 (en) | Electronic component package and method of manufacturing the same | |
| US10818621B2 (en) | Fan-out semiconductor package | |
| KR102065943B1 (en) | Fan-out semiconductor package and method of manufacturing the same | |
| TWI655723B (en) | Electronic component package and method of manufacturing the same | |
| US10229865B2 (en) | Fan-out semiconductor package | |
| TW201803046A (en) | Fan-out semiconductor package | |
| CN113013108A (en) | Substrate with electronic components embedded therein |