TW200603300A - Chip structure - Google Patents
Chip structureInfo
- Publication number
- TW200603300A TW200603300A TW093124492A TW93124492A TW200603300A TW 200603300 A TW200603300 A TW 200603300A TW 093124492 A TW093124492 A TW 093124492A TW 93124492 A TW93124492 A TW 93124492A TW 200603300 A TW200603300 A TW 200603300A
- Authority
- TW
- Taiwan
- Prior art keywords
- thin film
- layer
- layers
- bump
- dielectric layers
- Prior art date
Links
Classifications
-
- H10W72/012—
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electroplating Methods And Accessories (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
A chip structure includes a semiconductor substrate, multiple thin film dielectric layers, multiple thin film circuit layers, a passivation layer, a metal circuit layer and at least a bump. The semiconductor substrate has multiple electronic devices arranged in the surface layer thereof. The thin film dielectric layers are positioned over the semiconductor substrate and have multiple via holes. Each of the thin film circuit layers is positioned on one of the thin film dielectric layers. The thin film circuit layers are electrically connected with each other through the via holes and electrically connected to the electronic devices. The passivation layer is disposed over the thin film dielectric layers and the thin film circuit layers. The metal circuit layer is disposed over the passivation layer. The bump is arranged on the metal circuit layer or on a contact of the thin film circuit layer, wherein the bump is not adapted to be reflowed. In an embodiment, the metal circuit layer has a metal layer, such as gold layer, with a thickness larger than 1 micrometer. The material of the bump includes gold.
Priority Applications (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/178,753 US8022544B2 (en) | 2004-07-09 | 2005-07-11 | Chip structure |
| US11/178,541 US7465654B2 (en) | 2004-07-09 | 2005-07-11 | Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures |
| US11/202,730 US7452803B2 (en) | 2004-08-12 | 2005-08-12 | Method for fabricating chip structure |
| US12/025,002 US7462558B2 (en) | 2004-08-12 | 2008-02-02 | Method for fabricating a circuit component |
| US12/202,342 US7964973B2 (en) | 2004-08-12 | 2008-09-01 | Chip structure |
| US12/262,195 US8581404B2 (en) | 2004-07-09 | 2008-10-31 | Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures |
| US13/098,379 US8159074B2 (en) | 2004-08-12 | 2011-04-29 | Chip structure |
| US13/207,346 US8519552B2 (en) | 2004-07-09 | 2011-08-10 | Chip structure |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US58684004P | 2004-07-09 | 2004-07-09 | |
| US58859504P | 2004-07-16 | 2004-07-16 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI236722B TWI236722B (en) | 2005-07-21 |
| TW200603300A true TW200603300A (en) | 2006-01-16 |
Family
ID=36678597
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW093124492A TWI236722B (en) | 2004-07-09 | 2004-08-12 | Chip structure |
| TW093138329A TWI284385B (en) | 2004-07-09 | 2004-12-10 | Chip structure and method for fabricating the same |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW093138329A TWI284385B (en) | 2004-07-09 | 2004-12-10 | Chip structure and method for fabricating the same |
Country Status (1)
| Country | Link |
|---|---|
| TW (2) | TWI236722B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN119627018A (en) * | 2024-02-02 | 2025-03-14 | 芯爱科技(南京)有限公司 | Electronic packaging and method of manufacturing the same |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8148822B2 (en) | 2005-07-29 | 2012-04-03 | Megica Corporation | Bonding pad on IC substrate and method for making the same |
| US8399989B2 (en) | 2005-07-29 | 2013-03-19 | Megica Corporation | Metal pad or metal bump over pad exposed by passivation layer |
| US7990037B2 (en) | 2005-11-28 | 2011-08-02 | Megica Corporation | Carbon nanotube circuit component structure |
| US8022552B2 (en) | 2006-06-27 | 2011-09-20 | Megica Corporation | Integrated circuit and method for fabricating the same |
| TWI471958B (en) * | 2006-09-06 | 2015-02-01 | 高通公司 | Chip package structure and its process |
| US8193636B2 (en) | 2007-03-13 | 2012-06-05 | Megica Corporation | Chip assembly with interconnection by metal bump |
-
2004
- 2004-08-12 TW TW093124492A patent/TWI236722B/en not_active IP Right Cessation
- 2004-12-10 TW TW093138329A patent/TWI284385B/en not_active IP Right Cessation
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN119627018A (en) * | 2024-02-02 | 2025-03-14 | 芯爱科技(南京)有限公司 | Electronic packaging and method of manufacturing the same |
Also Published As
| Publication number | Publication date |
|---|---|
| TW200603339A (en) | 2006-01-16 |
| TWI284385B (en) | 2007-07-21 |
| TWI236722B (en) | 2005-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW200629490A (en) | Semiconductor device, method of manufacturing the same, capacitor structure, and method of manufacturing the same | |
| EP2040289A3 (en) | Packaging substrate structure and method for manufacturing the same | |
| US11145565B2 (en) | Method of fabricating a chip package module with improve heat dissipation effect | |
| TW200511534A (en) | Tape circuit substrate and semiconductor chip package using the same | |
| TW200620577A (en) | Package substrate for a semiconductor device, a fabrication method for same, and a semiconductor device | |
| WO2008149322A3 (en) | Mount for a semiconductor light emitting device | |
| SG152979A1 (en) | Semiconductor device and method for forming passive circuit elements with through silicon vias to backside interconnect structures | |
| SG171655A1 (en) | Semiconductor device and method of making integrated passive devices | |
| EP1251558A8 (en) | Semiconductor device | |
| SG132619A1 (en) | Method for packaging a semiconductor device | |
| WO2005013339A3 (en) | Methods of forming conductive structures including titanium-tungsten base layers and related structures | |
| WO2003069695A3 (en) | Multilayer package for a semiconductor device | |
| EP1619725A3 (en) | Thin film semiconductor device and method of manufacturing the same, electro-optical device, and electronic apparatus | |
| EP1699277A4 (en) | CERAMIC MULTILAYER SUBSTRATE | |
| TWI263251B (en) | Electronic component, mounted structure, electro-optical device, and electronic device | |
| TW200603308A (en) | Semiconductor device, circuit substrate, electro-optic device and electronic appliance | |
| TW200620502A (en) | Semiconductor device, circuit board, electro-optic device, electronic device | |
| TW200725824A (en) | A package structure with a plurality of chips stacked each other | |
| WO2008156100A1 (en) | Circuit board and semiconductor device | |
| TW200603300A (en) | Chip structure | |
| EP1605519A3 (en) | Semiconductor device and manufacturing method of the same | |
| TW200629438A (en) | Chip structure with bumps and testing pads | |
| JP2006073805A5 (en) | ||
| TW200627652A (en) | Electronic package and method of manufacturing same | |
| DE60320299D1 (en) | Integrated circuit with at least one contact bump |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MK4A | Expiration of patent term of an invention patent |