HK1004031B - Fabrication of customized integrated circuits - Google Patents
Fabrication of customized integrated circuits Download PDFInfo
- Publication number
- HK1004031B HK1004031B HK98103047.0A HK98103047A HK1004031B HK 1004031 B HK1004031 B HK 1004031B HK 98103047 A HK98103047 A HK 98103047A HK 1004031 B HK1004031 B HK 1004031B
- Authority
- HK
- Hong Kong
- Prior art keywords
- layer
- etching
- technique according
- integrated circuit
- metal
- Prior art date
Links
Description
The present invention relates to fabrication of integrated circuits and more particularly to techniques associated with the fabrication of integrated circuits.
In the fabrication of customized integrated circuits, particularly gate arrays of the double metal layer C-MOS type, base wafers are prepared using conventional mass production techniques. The upper four layers of the customized integrated circuits are left to be specifically configured to a particular application as described by EP-A-0 113 828. These layers include a contact layer having apertures through which contact is established with semiconductors disposed therebelow, a metal I layer disposed over the contact layer, an insulation layer, termed a via layer, having apertures through which contact is established with the metal I layer, and a metal II layer, which is the upper metal layer of the integrated circuit.
Normally a passivation layer, such as SiO₂, is provided over the metal II layer for mechanical protection as well as electrical insulation of the integrated circuit.
Upon definition of a specific application for a customized integrated circuit, the following steps are carried out:
The contact layer is covered with photoresist.
A specific mask formed for a given application for contact layer configuration is used to expose the photoresist overlying the contact layer in order to expose all of the required contacts which define electrical connections with underlying semiconductor devices.
The unwanted regions of photoresist are removed.
The portions of the contact layer underlying the regions at which photoresist has been removed are etched.
The remaining photoresist is removed.
The contact layer may be pre-configured and thus the above steps may form part of the mass production phase and not part of the specific configuration for specific applications.
After configuration of the contact layer, the metal layer is deposited and the following steps are carried out:
The metal I layer is covered with photoresist.
A specific mask formed for a given application for metal I configuration is used to expose the photoresist overlying the metal I layer in order to form all of the required metal I lines which define electrical connections with underlying semiconductor devices.
The unwanted regions of photoresist are removed.
The portions of the metal I layer underlying the regions at which photoresist has been removed are etched.
The remaining photoresist is removed.
After configuration of the metal I layer, the via layer is deposited and the following steps are carried out:
The via layer is covered with photoresist.
A specific mask formed for a given application for via configuration is used to expose the photoresist overlying the via layer in order to expose all of the required contacts which define electrical connections with the underlying metal I layer.
The unwanted regions of photoresist are removed.
The portions of the via layer underlying the regions at which photoresist has been removed are etched.
The remaining photoresist is removed.
After configuration of the via layer, the metal II layer is deposited and the following steps are carried out:
The metal II layer is covered with photoresist.
A specific mask formed for a given application for metal II configuration is used to expose the photoresist overlying the metal II layer in order to form all of the required interconnects which define electrical connections with the underlying metal I lines.
The unwanted regions of photoresist are removed.
The portions of the metal II layer underlying the regions at which photoresist has been removed are etched.
The remaining photoresist is removed.
Following configuration of the metal II layer, the passivation layer is deposited and then typically configured using a general purpose mask in order to define windows in the passivation layer for circuit pads to which leads are connected, for electrical connections to the integrated circuit.
EP-A-0 210 397 discloses a method of forming a custom designed circuit from a standardised LSI circuit. Laser cutting is used to cut conductor segments in first and second layers. However, it is necessary for a laser welding operation to be performed in order to finalise the circuit connections. This technique is, therefore, suitable for use in the formation of prototypes but not for mass production.
The present invention seeks to provide a technique for production of customized integrated circuits from finished integrated circuit blanks whereby it is possible to selectively remove portions of the metal conductor at a plurality of metal layers in the finished integrated circuit blank using a single mask.
According to the present invention, there is provided a technique for production of customized integrated circuits comprising the steps of providing an integrated circuit blank having at least first and second metal layers separated by an insulating layer and characterised in that the two metal layers are connected vertically to one another via the insulating layer at predetermined locations, said first and second metal layers including portions arranged for selectable removal to provide desired customization of said integrated circuit blank, and thereafter etching at least said first metal layer to customize said integrated circuit blank, making it a functional device by said etch-only step.
Further in accordance with a preferred embodiment of the present invention, there is provided a technique for production of customized integrated circuit blank by providing a first photoresist layer over a metal layer on a substrate and etching said metal layer through exposed locations in said first photoresist layer and providing a second photoresist layer over said etched metal layer.
The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the drawings in which:
- Fig. 1 is a pictorial overlay illustrating the layout of a portion of a customizable array useful in an embodiment of the present invention;
- Fig. 2 is a photomicrograph of the array illustrated in Fig. 1;
- Figs. 3A - 3D are illustrative sectional views representing the various stages of a technique provided in accordance with one embodiment of the present invention; and
- Fig. 4 illustrates a generalized mask useful in one embodiment of the present invention.
Reference is now made to Figs. 1 - 3D, which illustrate a technique for manufacture of a customized integrated circuit in accordance with a preferred embodiment of the present invention.
Specifically considering Figs. 1 and 2, a portion of a customizable integrated circuit blank is seen wherein strips of the metal I layer 410 and of the metal II layer 412 are generally arranged in mutually perpendicular orientation so as to define a grid. Vias interconnecting the metal I and metal II layers are indicated at reference numeral 414 and contacts for the connection of external leads are indicated at reference numeral 416.
The metal I and metal II layers 410 and 412 are separated by insulative material, not shown, which prevents electrical contact therebetween, except at vias 414.
The arrangement of the various layers may be additionally appreciated from a consideration of Fig. 3A, which illustrates in section a portion of an integrated circuit blank. The blank includes a substrate 420 onto which is formed semiconductor material layers 422, 424, 426 and 428. A contact layer 430 is formed thereover.
A metal I layer 410 is formed over the contact layer and defines a contact 432 in electrical contact with semiconductor material 424. A via layer 434 is shown disposed over metal I layer 410, and metal II layer 412 is shown disposed over via layer 434 and extending therethrough at vias 414 into electrical contact with the metal I layer 410. A passivation layer 436 is formed over the metal II layer 412 and the via layer 434, where exposed.
It is a particular feature of the present invention that the various layers are configured such that the metal I and metal II layers are always exposed for etching at locations where removal thereof may be desired. This is seen from a consideration of Fig. 1, which shows a multiplicity of potential removal regions 438 wherein those potential removal regions for the metal I layer are not covered with the metal II layer.
The technique of the present invention will now be described with particular reference to Figs. 3A - 3D. The configuration illustrated in Fig. 3A and described hereinabove is characteristic of a integrated circuit blank which is ready for single mask specific configuration in accordance with a preferred embodiment of the invention.
In accordance with the present invention, as illustrated in Fig. 3B, a photoresist layer 440 is deposited over the passivation layer 436. Then, in accordance with a preferred embodiment of the present invention, an application-specific mask may be used to expose the photoresist layer 440 to define openings 442 in the photoresist layer. This application-specific mask defines openings 442 at desired regions selected from the potential removal regions 438 which are called for by the given application.
Following exposure of the photoresist layer, the photoresist overlying the selected removal regions 438 is removed, thereby defining the openings 442. The passivation layer 436 and the via layer 434, where present, are removed, as by etching at the regions defined by openings 442. The result of such removal is illustrated in Fig. 3C.
The metal layers, which typically include both metal I and metal II layers, are then removed at the regions underlying openings 442, as by etching. The result of this removal is illustrated in Fig. 3D and provides an application specific integrated circuit in accordance with the present invention.
If desired, an additional passivation layer may be added over the integrated circuit.
According to an alternative embodiment of the present invention, a generalized mask, such as that illustrated in Fig. 4, may initially be used to expose photoresist layer 440 at all of the potential removal regions 438. Thereafter the photoresist at the exposed region is removed and the passivation layer 436 and the via layer 434, where present, are etched at all of the exposed potential removal regions 438. The etched wafers are then covered once again with photoresist. Only thereafter is a single application-specific mask used to define those potential removal regions 438 at which metal I and/or metal II is to be removed.
One advantage of this alternative technique, particularly when a precisely formed general mask of the type illustrated in Fig. 4 is employed, is that the subsequently used single mask need not be as precise in its pattern definitions of the region to be removed, since the configuration of all of the potential removal regions has already been precisely defined by the general mask. As a further alternative, the general mask may in fact be comprised of a plurality of general masks, each specifically configured for a given metal layer, which masks are sequentially exposed.
It is a particular feature of the present invention that openings 442 define windows which relate to a particular predetermined customized configuration of a mass-produced, relatively general purpose integrated circuit blank. It is also a particular feature of the present invention that a plurality of metal layers are etched simultaneously.
In accordance with a preferred embodiment of the present invention the mask may be produced by laser radiation of chrome or any other suitable material. According to one embodiment of the invention, the application-specific single mask may be generated from the general mask by blocking the regions corresponding to non-selected potential removal regions 438.
Claims (18)
- A technique of production of customized integrated circuits comprising the steps of providing an integrated circuit blank having at least first and second metal layers separated by an insulating layer and characterised in that the two metal layers are connected vertically to one another via the insulating layer at predetermined locations, said first and second metal layers (410, 412) including portions arranged for selectable removal to provide desired customization of said integrated circuit blank, and thereafter etching at least said first metal layer to customize said integrated circuit blank, making it a functional device by said etch-only step.
- A technique according to claim 1 and wherein said etching step comprises simultaneous etching of all desired locations on at least said first metal layer (410, 412).
- A technique according to claim 1 or claim 2 and wherein said etching step comprises the step of simultaneously etching said first and second metal layers (410, 412) to customize said integrated circuit blank.
- A technique according to claim 1 further comprising the steps of: etching said at least first metal layer a first time to define a pattern of conductors including portions arranged for selectable removal; and thereafter etching said at least first metal layer a second time to customize said integrated circuit blank by selectable removal of said at least first metal layer at selected ones of said portions.
- A technique according to claim 4 and also comprising the step of depositing a non-metallic layer (436) over said at least first metal layer prior to etching said at least first metal layer a second time.
- A technique according to claim 4 or claim 5, wherein said step of etching said at least first metal layer (410, 412) a second time comprises simultaneous etching of all desired locations on each of said at least first metal layer (410, 412).
- A technique according to any of claims 1 - 6 and wherein said step of providing includes the step of forming an etch resistant layer (440) over said integrated circuit blank using a mask which defines etchable windows (442) over all portions of said first metal layer sought to be removed in a predetermined customization configuration.
- A technique according to any of claims 1 - 6 and also comprising the step of forming an etch resistant layer (440) over said integrated circuit blank using an etchable window mask which defines etchable windows (442) over all portions of at least one of said first and second metal layers (410, 412) sought to be removed in a predetermined customization configuration, prior to etching.
- A technique according to any of claims 1 - 6 and also comprising the step of forming an etch resistant layer (440) over said integrated circuit blank using an etchable window mask to define etchable windows (442) over portions of at least one of said first and second metal layers which could be removed in a predetermined customization configuration, prior to etching.
- A technique according to any of claims 7, 8 and 9 and wherein said step of forming an etch resistant layer (440) comprises the step of forming an insulating layer over said first metal layer.
- A technique according to any of claims 7, 8, 9 and 10 and wherein said step of forming an etch resistant layer (440) also comprises the step of forming a photoresist layer over at least one of said first or said second metal layers.
- A technique according to claim 2 or claim 3 and wherein said simultaneous etching step comprises the step of etching said at least first and second metal layers (410, 412) a second time to customize said integrated circuit blank by selectable removal of said at least first and second metal layers (410, 412) at selected ones of said portions arranged for selectable removal.
- A technique according to any of the preceding claims and wherein said etching step for customizing said integrated circuit blank comprises the step of generating at least one customizing mask.
- A technique according to claim 13 and wherein said step of generating at least one customizing mask comprises the step of laser irradiation of a mask material.
- A technique according to claim 9 and wherein said etching step for customizing said integrated circuit blank comprises the step of generating at least one customizing mask and wherein said step of generating at least one customizing mask comprises the step of laser irradiation of said etchable window mask.
- A technqie according to any of claims 7 - 11 and wherein said etch resistant layer (440) comprises photoresist.
- A technique according to claim 9 and wherein said etching step for customizing said integrated circuit blank comprises the step of generating at least one customizing mask and wherein said step of generating at least one customizing mask comprises the step of ion beam irradiation of said etchable window mask.
- A technique according to any of claims 1 - 3, and 7 to 12, and also including, prior to etching, the step of providing a photoresist layer which contacts locations on both said first and second metal layers.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IL82113A IL82113A (en) | 1987-04-05 | 1987-04-05 | Fabrication of customized integrated circuits |
| IL82113 | 1988-04-05 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| HK1004031B true HK1004031B (en) | 1998-11-13 |
| HK1004031A1 HK1004031A1 (en) | 1998-11-13 |
Family
ID=11057692
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| HK98103047A HK1004031A1 (en) | 1987-04-05 | 1998-04-14 | Fabrication of customized integrated circuits |
Country Status (12)
| Country | Link |
|---|---|
| US (1) | US4875971A (en) |
| EP (1) | EP0336026B1 (en) |
| JP (1) | JP2664403B2 (en) |
| KR (1) | KR920004654B1 (en) |
| AT (1) | ATE101750T1 (en) |
| AU (1) | AU607747B2 (en) |
| CA (3) | CA1294377C (en) |
| ES (1) | ES2051297T3 (en) |
| HK (1) | HK1004031A1 (en) |
| IL (1) | IL82113A (en) |
| IN (1) | IN171991B (en) |
| ZA (1) | ZA882018B (en) |
Families Citing this family (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5545904A (en) * | 1986-01-17 | 1996-08-13 | Quick Technologies Ltd. | Personalizable gate array devices |
| US5679967A (en) * | 1985-01-20 | 1997-10-21 | Chip Express (Israel) Ltd. | Customizable three metal layer gate array devices |
| IL86162A (en) * | 1988-04-25 | 1991-11-21 | Zvi Orbach | Customizable semiconductor devices |
| US5329152A (en) * | 1986-11-26 | 1994-07-12 | Quick Technologies Ltd. | Ablative etch resistant coating for laser personalization of integrated circuits |
| JP3104232B2 (en) * | 1988-03-31 | 2000-10-30 | アドバンスト・マイクロ・ディバイシズ・インコーポレーテッド | Gate array structure and method allowing selection with only a second metal mask |
| EP0339534A3 (en) * | 1988-04-25 | 1990-11-07 | Quick Technologies Ltd. | Customizable semiconductor devices |
| US5185291A (en) * | 1989-06-30 | 1993-02-09 | At&T Bell Laboratories | Method of making severable conductive path in an integrated-circuit device |
| US5111273A (en) * | 1990-03-28 | 1992-05-05 | Quick Technologies Ltd. | Fabrication of personalizable integrated circuits |
| US5094900A (en) * | 1990-04-13 | 1992-03-10 | Micron Technology, Inc. | Self-aligned sloped contact |
| US5404033A (en) * | 1992-08-20 | 1995-04-04 | Swift Microelectronics Corporation | Application specific integrated circuit and placement and routing software with non-customizable first metal layer and vias and customizable second metal grid pattern |
| US5541814A (en) * | 1993-10-08 | 1996-07-30 | Quick Technologies Ltd. | Personalizable multi-chip carrier including removable fuses |
| JPH07235537A (en) * | 1994-02-23 | 1995-09-05 | Mitsubishi Electric Corp | Semiconductor device having a flat surface and method of manufacturing the same |
| US5712192A (en) * | 1994-04-26 | 1998-01-27 | International Business Machines Corporation | Process for connecting an electrical device to a circuit substrate |
| US6429113B1 (en) | 1994-04-26 | 2002-08-06 | International Business Machines Corporation | Method for connecting an electrical device to a circuit substrate |
| IL109491A (en) * | 1994-05-01 | 1999-11-30 | Quick Tech Ltd | Customizable logic array device |
| IL111708A (en) * | 1994-11-21 | 1998-03-10 | Chip Express Israel Ltd | Mapping of gate arrays |
| US5844416A (en) * | 1995-11-02 | 1998-12-01 | Sandia Corporation | Ion-beam apparatus and method for analyzing and controlling integrated circuits |
| US5985518A (en) * | 1997-03-24 | 1999-11-16 | Clear Logic, Inc. | Method of customizing integrated circuits using standard masks and targeting energy beams |
| US5840627A (en) * | 1997-03-24 | 1998-11-24 | Clear Logic, Inc. | Method of customizing integrated circuits using standard masks and targeting energy beams for single resist development |
| US6060330A (en) * | 1997-03-24 | 2000-05-09 | Clear Logic, Inc. | Method of customizing integrated circuits by selective secondary deposition of interconnect material |
| US5911850A (en) * | 1997-06-20 | 1999-06-15 | International Business Machines Corporation | Separation of diced wafers |
| US5885749A (en) * | 1997-06-20 | 1999-03-23 | Clear Logic, Inc. | Method of customizing integrated circuits by selective secondary deposition of layer interconnect material |
| US6242767B1 (en) | 1997-11-10 | 2001-06-05 | Lightspeed Semiconductor Corp. | Asic routing architecture |
| US5953577A (en) * | 1998-09-29 | 1999-09-14 | Clear Logic, Inc. | Customization of integrated circuits |
| US6486527B1 (en) | 1999-06-25 | 2002-11-26 | Macpherson John | Vertical fuse structure for integrated circuits containing an exposure window in the layer over the fuse structure to facilitate programming thereafter |
| US7316934B2 (en) * | 2000-12-18 | 2008-01-08 | Zavitan Semiconductors, Inc. | Personalized hardware |
| US6613611B1 (en) | 2000-12-22 | 2003-09-02 | Lightspeed Semiconductor Corporation | ASIC routing architecture with variable number of custom masks |
| US6885043B2 (en) * | 2002-01-18 | 2005-04-26 | Lightspeed Semiconductor Corporation | ASIC routing architecture |
| JP4179834B2 (en) * | 2002-09-19 | 2008-11-12 | 株式会社リコー | Semiconductor device manufacturing apparatus and manufacturing method |
| US10079206B2 (en) | 2016-10-27 | 2018-09-18 | Mapper Lithography Ip B.V. | Fabricating unique chips using a charged particle multi-beamlet lithography system |
| US10714427B2 (en) | 2016-09-08 | 2020-07-14 | Asml Netherlands B.V. | Secure chips with serial numbers |
Family Cites Families (64)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3731375A (en) * | 1966-03-31 | 1973-05-08 | Ibm | Monolithic integrated structure including fabrication and packaging therefor |
| US3769108A (en) * | 1971-12-03 | 1973-10-30 | Bell Telephone Labor Inc | Manufacture of beam-crossovers for integrated circuits |
| US3740523A (en) * | 1971-12-30 | 1973-06-19 | Bell Telephone Labor Inc | Encoding of read only memory by laser vaporization |
| US4197555A (en) * | 1975-12-29 | 1980-04-08 | Fujitsu Limited | Semiconductor device |
| NL7608901A (en) * | 1976-08-11 | 1978-02-14 | Philips Nv | PROCESS FOR THE MANUFACTURE OF A SEMI-CONDUCTOR DEVICE AND SEMIC-CONDUCTOR DEVICE MANUFACTURED BY SUCH PROCESS. |
| US4124899A (en) * | 1977-05-23 | 1978-11-07 | Monolithic Memories, Inc. | Programmable array logic circuit |
| JPS5925381B2 (en) * | 1977-12-30 | 1984-06-16 | 富士通株式会社 | Semiconductor integrated circuit device |
| US4240094A (en) * | 1978-03-20 | 1980-12-16 | Harris Corporation | Laser-configured logic array |
| US4217393A (en) * | 1978-07-24 | 1980-08-12 | Rca Corporation | Method of inducing differential etch rates in glow discharge produced amorphous silicon |
| JPS5548926A (en) * | 1978-10-02 | 1980-04-08 | Hitachi Ltd | Preparation of semiconductor device |
| US4233671A (en) * | 1979-01-05 | 1980-11-11 | Stanford University | Read only memory and integrated circuit and method of programming by laser means |
| US4238839A (en) * | 1979-04-19 | 1980-12-09 | National Semiconductor Corporation | Laser programmable read only memory |
| JPS561533A (en) * | 1979-06-18 | 1981-01-09 | Hitachi Ltd | Method of photoetching |
| US4259367A (en) * | 1979-07-30 | 1981-03-31 | International Business Machines Corporation | Fine line repair technique |
| DE3036869C2 (en) * | 1979-10-01 | 1985-09-05 | Hitachi, Ltd., Tokio/Tokyo | Semiconductor integrated circuit and circuit activation method |
| IL61678A (en) * | 1979-12-13 | 1984-04-30 | Energy Conversion Devices Inc | Programmable cell and programmable electronic arrays comprising such cells |
| US4289846A (en) * | 1979-12-28 | 1981-09-15 | General Electric Company | Process for forming low-reactance interconnections on semiconductors |
| US4356504A (en) * | 1980-03-28 | 1982-10-26 | International Microcircuits, Inc. | MOS Integrated circuit structure for discretionary interconnection |
| US4476478A (en) * | 1980-04-24 | 1984-10-09 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor read only memory and method of making the same |
| US4389429A (en) * | 1980-06-16 | 1983-06-21 | Rockwell International Corporation | Method of forming integrated circuit chip transmission line |
| US4400865A (en) * | 1980-07-08 | 1983-08-30 | International Business Machines Corporation | Self-aligned metal process for integrated circuit metallization |
| JPS5789476A (en) * | 1980-11-21 | 1982-06-03 | Toshiba Corp | Dry etching method |
| US4325181A (en) * | 1980-12-17 | 1982-04-20 | The United States Of America As Represented By The Secretary Of The Navy | Simplified fabrication method for high-performance FET |
| JPS57106146A (en) * | 1980-12-24 | 1982-07-01 | Fujitsu Ltd | Forming method for multilayer wire |
| JPS58157A (en) * | 1981-06-25 | 1983-01-05 | Fujitsu Ltd | Semiconductor device |
| US4387503A (en) * | 1981-08-13 | 1983-06-14 | Mostek Corporation | Method for programming circuit elements in integrated circuits |
| US4608668A (en) * | 1981-09-03 | 1986-08-26 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor device |
| JPS5856355A (en) * | 1981-09-30 | 1983-04-04 | Hitachi Ltd | Semiconductor integrated circuit device |
| JPS5860650A (en) * | 1981-10-06 | 1983-04-11 | 大成建設株式会社 | A method for controlling volume during the setting process of a cementitious material in a concrete pouring method, and a composition used therefor. |
| JPS5867042A (en) * | 1981-10-19 | 1983-04-21 | Toshiba Corp | Manufacture of semiconductor device |
| JPS5885550A (en) * | 1981-11-17 | 1983-05-21 | Sharp Corp | Manufacture of laminated integrated circuit element |
| US4585490A (en) * | 1981-12-07 | 1986-04-29 | Massachusetts Institute Of Technology | Method of making a conductive path in multi-layer metal structures by low power laser beam |
| US4691434A (en) * | 1982-02-19 | 1987-09-08 | Lasarray Holding Ag | Method of making electrically conductive regions in monolithic semiconductor devices as applied to a semiconductor device |
| JPS6044829B2 (en) * | 1982-03-18 | 1985-10-05 | 富士通株式会社 | Manufacturing method of semiconductor device |
| US4636404A (en) * | 1982-06-17 | 1987-01-13 | Mass. Institute Of Technology | Method and apparatus for forming low resistance lateral links in a semiconductor device |
| US4450041A (en) * | 1982-06-21 | 1984-05-22 | The United States Of America As Represented By The Secretary Of The Navy | Chemical etching of transformed structures |
| US4414059A (en) * | 1982-12-09 | 1983-11-08 | International Business Machines Corporation | Far UV patterning of resist materials |
| US4590589A (en) * | 1982-12-21 | 1986-05-20 | Zoran Corporation | Electrically programmable read only memory |
| US4520554A (en) * | 1983-02-10 | 1985-06-04 | Rca Corporation | Method of making a multi-level metallization structure for semiconductor device |
| GB2137808A (en) * | 1983-04-06 | 1984-10-10 | Plessey Co Plc | Integrated circuit processing method |
| JPS59201441A (en) * | 1983-04-30 | 1984-11-15 | Toshiba Corp | Fuse cutting method utilizing converged ion beam |
| JPS59214239A (en) * | 1983-05-16 | 1984-12-04 | Fujitsu Ltd | Manufacture of semiconductor device |
| CA1186070A (en) * | 1983-06-17 | 1985-04-23 | Iain D. Calder | Laser activated polysilicon connections for redundancy |
| GB2143372B (en) * | 1983-07-12 | 1987-07-01 | Control Data Corp | Applying barrier metal to a semiconductor |
| JPS6065545A (en) * | 1983-09-21 | 1985-04-15 | Hitachi Micro Comput Eng Ltd | Manufacture of semiconductor device and the same device |
| US4720470A (en) * | 1983-12-15 | 1988-01-19 | Laserpath Corporation | Method of making electrical circuitry |
| US4700214A (en) * | 1983-12-15 | 1987-10-13 | Laserpath Corporation | Electrical circuitry |
| JPS60176250A (en) * | 1984-02-23 | 1985-09-10 | Toshiba Corp | Manufacture of semiconductor device |
| FR2561443B1 (en) * | 1984-03-19 | 1986-08-22 | Commissariat Energie Atomique | METHOD FOR INTERCONNECTING THE ACTIVE ZONES AND / OR THE GRIDS OF A CMOS INTEGRATED CIRCUIT |
| US4720908A (en) * | 1984-07-11 | 1988-01-26 | Texas Instruments Incorporated | Process for making contacts and interconnects for holes having vertical sidewalls |
| US4751197A (en) * | 1984-07-18 | 1988-06-14 | Texas Instruments Incorporated | Make-link programming of semiconductor devices using laser enhanced thermal breakdown of insulator |
| US4665295A (en) * | 1984-08-02 | 1987-05-12 | Texas Instruments Incorporated | Laser make-link programming of semiconductor devices |
| DE3571723D1 (en) * | 1984-08-23 | 1989-08-24 | Fairchild Semiconductor | A process for forming vias on integrated circuits |
| NL8402859A (en) * | 1984-09-18 | 1986-04-16 | Philips Nv | METHOD FOR MANUFACTURING SUBMICRON GROUPS IN E.g., SEMICONDUCTOR MATERIAL AND DEVICES OBTAINED BY THESE METHOD. |
| JPS61100947A (en) * | 1984-10-22 | 1986-05-19 | Toshiba Corp | Semiconductor integrated circuit device |
| IT1213261B (en) * | 1984-12-20 | 1989-12-14 | Sgs Thomson Microelectronics | SEMICONDUCTOR DEVICE WITH METALLISATION WITH MORE THICKNESS AND PROCEDURE FOR ITS MANUFACTURE. |
| GB2170649A (en) * | 1985-01-18 | 1986-08-06 | Intel Corp | Sputtered silicon as an anti-reflective coating for metal layer lithography |
| US4692786A (en) * | 1985-02-07 | 1987-09-08 | Lindenfelser Timothy M | Semi-conductor device with sandwich passivation coating |
| JPH0789567B2 (en) * | 1985-02-25 | 1995-09-27 | 株式会社日立製作所 | Semiconductor device |
| US4601778A (en) * | 1985-02-25 | 1986-07-22 | Motorola, Inc. | Maskless etching of polysilicon |
| JPS6218732A (en) * | 1985-07-15 | 1987-01-27 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Integrated circuit and individualization thereof |
| JPS62293740A (en) * | 1986-06-13 | 1987-12-21 | Fujitsu Ltd | Manufacture of semiconductor device |
| US4740485A (en) * | 1986-07-22 | 1988-04-26 | Monolithic Memories, Inc. | Method for forming a fuse |
| US4758745B1 (en) * | 1986-09-19 | 1994-11-15 | Actel Corp | User programmable integrated circuit interconnect architecture and test method |
-
1987
- 1987-04-05 IL IL82113A patent/IL82113A/en not_active IP Right Cessation
-
1988
- 1988-03-22 ZA ZA882018A patent/ZA882018B/en unknown
- 1988-03-23 US US07/172,235 patent/US4875971A/en not_active Expired - Lifetime
- 1988-03-23 AU AU13508/88A patent/AU607747B2/en not_active Ceased
- 1988-03-24 CA CA000562405A patent/CA1294377C/en not_active Expired - Lifetime
- 1988-03-30 IN IN207/MAS/88A patent/IN171991B/en unknown
- 1988-04-02 KR KR1019880003730A patent/KR920004654B1/en not_active Expired
- 1988-04-05 ES ES88303020T patent/ES2051297T3/en not_active Expired - Lifetime
- 1988-04-05 EP EP88303020A patent/EP0336026B1/en not_active Expired - Lifetime
- 1988-04-05 AT AT88303020T patent/ATE101750T1/en not_active IP Right Cessation
- 1988-04-05 JP JP63083969A patent/JP2664403B2/en not_active Expired - Fee Related
-
1990
- 1990-11-08 CA CA000615931A patent/CA1298669C/en not_active Expired - Lifetime
- 1990-11-08 CA CA000615932A patent/CA1300762C/en not_active Expired - Lifetime
-
1998
- 1998-04-14 HK HK98103047A patent/HK1004031A1/en not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0336026B1 (en) | Fabrication of customized integrated circuits | |
| HK1004031B (en) | Fabrication of customized integrated circuits | |
| US5679967A (en) | Customizable three metal layer gate array devices | |
| US5387812A (en) | Electrically programmable antifuse having a metal to metal structure | |
| US6222270B1 (en) | Integrated circuit bonding pads including closed vias and closed conductive patterns | |
| US5545904A (en) | Personalizable gate array devices | |
| US4536949A (en) | Method for fabricating an integrated circuit with multi-layer wiring having opening for fuse | |
| US4764644A (en) | Microelectronics apparatus | |
| JPH03179763A (en) | Anti-fuse structure and formation thereof | |
| US5043297A (en) | Wiring method of on-chip modification for an LSI | |
| JPH08213469A (en) | Integrated circuit manufacturing method, intermediate product used for integrated circuit manufacturing, and permanently modifiable integrated circuit | |
| US5539227A (en) | Multi-layer wiring | |
| US6096566A (en) | Inter-conductive layer fuse for integrated circuits | |
| US4667404A (en) | Method of interconnecting wiring planes | |
| JPH0628290B2 (en) | Semiconductor device with circuit fuse | |
| JP2769332B2 (en) | Manufacturing electrically programmable integrated circuits. | |
| US4952528A (en) | Photolithographic method for manufacturing semiconductor wiring patterns | |
| US5111273A (en) | Fabrication of personalizable integrated circuits | |
| EP0210397A1 (en) | LSI circuits adaptable for custom design methods | |
| JPH0290617A (en) | Manufacture of semiconductor device | |
| US6627091B1 (en) | Method for producing printed circuit boards with rough conducting structures and at least one area with fine conducting structures | |
| US5084404A (en) | Gate array structure and process to allow optioning at second metal mask only | |
| US5023701A (en) | Gate array structure and process to allow optioning at second metal mask only | |
| JPH0583176B2 (en) | ||
| JPS58121645A (en) | Forming method for mutual wiring of integrated circuit device |