[go: up one dir, main page]

AU2002357982A1 - Reconfigurable elements - Google Patents

Reconfigurable elements

Info

Publication number
AU2002357982A1
AU2002357982A1 AU2002357982A AU2002357982A AU2002357982A1 AU 2002357982 A1 AU2002357982 A1 AU 2002357982A1 AU 2002357982 A AU2002357982 A AU 2002357982A AU 2002357982 A AU2002357982 A AU 2002357982A AU 2002357982 A1 AU2002357982 A1 AU 2002357982A1
Authority
AU
Australia
Prior art keywords
memory cells
function
reconfigurable elements
cells
cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2002357982A
Inventor
Martin Vorbach
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PACT XPP Technologies AG
Original Assignee
PACT XPP Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/967,497 external-priority patent/US7266725B2/en
Priority claimed from PCT/EP2001/011593 external-priority patent/WO2002029600A2/en
Priority claimed from PCT/EP2002/002398 external-priority patent/WO2002071248A2/en
Priority claimed from PCT/EP2002/002403 external-priority patent/WO2002071249A2/en
Priority claimed from DE10212622A external-priority patent/DE10212622A1/en
Priority claimed from DE10226186A external-priority patent/DE10226186A1/en
Priority claimed from DE10227650A external-priority patent/DE10227650A1/en
Priority claimed from DE10238174A external-priority patent/DE10238174A1/en
Priority claimed from DE10238173A external-priority patent/DE10238173A1/en
Priority claimed from DE10238172A external-priority patent/DE10238172A1/en
Priority claimed from DE10240000A external-priority patent/DE10240000A1/en
Priority claimed from PCT/DE2002/003278 external-priority patent/WO2003023616A2/en
Priority claimed from DE10241812A external-priority patent/DE10241812A1/en
Priority claimed from PCT/EP2002/010084 external-priority patent/WO2003025770A2/en
Application filed by PACT XPP Technologies AG filed Critical PACT XPP Technologies AG
Publication of AU2002357982A1 publication Critical patent/AU2002357982A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7821—Tightly coupled to memory, e.g. computational memory, smart memory, processor in memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Logic Circuits (AREA)
  • Handcart (AREA)
  • Amplifiers (AREA)
  • Shaping Of Tube Ends By Bending Or Straightening (AREA)
  • Microcomputers (AREA)
  • Multi Processors (AREA)

Abstract

The invention relates to a cell element field for data processing with function cell for carrying out algebraic and/or logical functions and memory cells for the receipt, storage or giving out of information. Pertaining to the above, a control connection is run from the function cells to the memory cells.
AU2002357982A 2001-09-19 2002-09-19 Reconfigurable elements Abandoned AU2002357982A1 (en)

Applications Claiming Priority (69)

Application Number Priority Date Filing Date Title
DE10146132.1 2001-09-19
DE10146132 2001-09-19
US09/967,497 US7266725B2 (en) 2001-09-03 2001-09-28 Method for debugging reconfigurable architectures
US09/967,497 2001-09-28
AU16952/02 2001-09-30
EP0111299 2001-09-30
AU2002220600 2001-10-08
PCT/EP2001/011593 WO2002029600A2 (en) 2000-10-06 2001-10-08 Cell system with segmented intermediate cell structure
DE10154259.3 2001-11-05
DE10154259 2001-11-05
EP01129923.7 2001-12-14
EP01129923 2001-12-14
EP02001331 2002-01-18
EP02001331.4 2002-01-18
DE10206653 2002-02-15
DE10206653.1 2002-02-15
DE10206856 2002-02-18
DE10206856.9 2002-02-18
DE10206857 2002-02-18
DE10206857.7 2002-02-18
DE10207226.4 2002-02-21
DE10207226 2002-02-21
DE10207224 2002-02-21
DE10207224.8 2002-02-21
DE10208435.1 2002-02-27
DE10208435 2002-02-27
DE10208434.3 2002-02-27
DE10208434 2002-02-27
AU2002244738 2002-03-05
AU2002257615 2002-03-05
PCT/EP2002/002398 WO2002071248A2 (en) 2001-03-05 2002-03-05 Methods and devices for treating and/or processing data
PCT/EP2002/002402 WO2002071196A2 (en) 2001-03-05 2002-03-05 Methods and devices for treating and processing data
PCT/EP2002/002403 WO2002071249A2 (en) 2001-03-05 2002-03-05 Method and devices for treating and/or processing data
AU2002254921 2002-03-05
DE10212621.6 2002-03-21
DE10212621 2002-03-21
DE10212622.4 2002-03-21
DE10212622A DE10212622A1 (en) 2002-03-21 2002-03-21 Computer program translation method allows classic language to be converted for system with re-configurable architecture
EP02009868 2002-05-02
DE10219681 2002-05-02
DE10219681.8 2002-05-02
EP02009868.7 2002-05-02
DE10226186.5 2002-06-12
DE10226186A DE10226186A1 (en) 2002-02-15 2002-06-12 Data processing unit has logic cell clock specifying arrangement that is designed to specify a first clock for at least a first cell and a further clock for at least a further cell depending on the state
DE10227650.1 2002-06-20
DE10227650A DE10227650A1 (en) 2001-06-20 2002-06-20 Reconfigurable elements
DE10236271.8 2002-08-07
DE10236272 2002-08-07
DE10236269.6 2002-08-07
DE10236271 2002-08-07
DE10236272.6 2002-08-07
DE10236269 2002-08-07
DE10238174.7 2002-08-21
DE10238173.9 2002-08-21
DE10238172.0 2002-08-21
DE10238174A DE10238174A1 (en) 2002-08-07 2002-08-21 Router for use in networked data processing has a configuration method for use with reconfigurable multi-dimensional fields that includes specifications for handling back-couplings
DE10238173A DE10238173A1 (en) 2002-08-07 2002-08-21 Cell element field for processing data has function cells for carrying out algebraic/logical functions and memory cells for receiving, storing and distributing data.
DE10238172A DE10238172A1 (en) 2002-08-07 2002-08-21 Cell element field for processing data has function cells for carrying out algebraic/logical functions and memory cells for receiving, storing and distributing data.
DE10240022.9 2002-08-27
DE10240022 2002-08-27
DE10240000A DE10240000A1 (en) 2002-08-27 2002-08-27 Router for use in networked data processing has a configuration method for use with reconfigurable multi-dimensional fields that includes specifications for handling back-couplings
DE10240000.8 2002-08-27
PCT/DE2002/003278 WO2003023616A2 (en) 2001-09-03 2002-09-03 Method for debugging reconfigurable architectures
AU2002336896 2002-09-03
DE10241812.8 2002-09-06
DE10241812A DE10241812A1 (en) 2002-09-06 2002-09-06 Cell element field for processing data has function cells for carrying out algebraic/logical functions and memory cells for receiving, storing and distributing data.
PCT/EP2002/010084 WO2003025770A2 (en) 2001-09-07 2002-09-09 Reconfigurable system
AU2002342668 2002-09-09
PCT/EP2002/010572 WO2003036507A2 (en) 2001-09-19 2002-09-19 Reconfigurable elements

Publications (1)

Publication Number Publication Date
AU2002357982A1 true AU2002357982A1 (en) 2003-05-06

Family

ID=41210641

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2002357982A Abandoned AU2002357982A1 (en) 2001-09-19 2002-09-19 Reconfigurable elements

Country Status (5)

Country Link
EP (1) EP1472616B8 (en)
JP (2) JP4456864B2 (en)
AT (1) ATE533111T1 (en)
AU (1) AU2002357982A1 (en)
WO (1) WO2003036507A2 (en)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
DE19651075A1 (en) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Unit for processing numerical and logical operations, for use in processors (CPU's), multi-computer systems, data flow processors (DFP's), digital signal processors (DSP's) or the like
DE19654593A1 (en) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh Reconfiguration procedure for programmable blocks at runtime
DE19654846A1 (en) 1996-12-27 1998-07-09 Pact Inf Tech Gmbh Process for the independent dynamic reloading of data flow processors (DFPs) as well as modules with two- or multi-dimensional programmable cell structures (FPGAs, DPGAs, etc.)
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
DE19704728A1 (en) 1997-02-08 1998-08-13 Pact Inf Tech Gmbh Method for self-synchronization of configurable elements of a programmable module
DE19704742A1 (en) 1997-02-11 1998-09-24 Pact Inf Tech Gmbh Internal bus system for DFPs, as well as modules with two- or multi-dimensional programmable cell structures, for coping with large amounts of data with high networking effort
EP2226732A3 (en) 2000-06-13 2016-04-06 PACT XPP Technologies AG Cache hierarchy for a multicore processor
AU2002220600A1 (en) 2000-10-06 2002-04-15 Pact Informationstechnologie Gmbh Cell system with segmented intermediate cell structure
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US6990555B2 (en) 2001-01-09 2006-01-24 Pact Xpp Technologies Ag Method of hierarchical caching of configuration data having dataflow processors and modules having two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US7210129B2 (en) 2001-08-16 2007-04-24 Pact Xpp Technologies Ag Method for translating programs for reconfigurable architectures
US7581076B2 (en) 2001-03-05 2009-08-25 Pact Xpp Technologies Ag Methods and devices for treating and/or processing data
US7996827B2 (en) 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US7577822B2 (en) 2001-12-14 2009-08-18 Pact Xpp Technologies Ag Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization
AU2003214003A1 (en) 2002-02-18 2003-09-09 Pact Xpp Technologies Ag Bus systems and method for reconfiguration
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
WO2004038599A1 (en) 2002-09-06 2004-05-06 Pact Xpp Technologies Ag Reconfigurable sequencer structure
JP4527571B2 (en) 2005-03-14 2010-08-18 富士通株式会社 Reconfigurable processing unit
JP4916151B2 (en) * 2005-09-29 2012-04-11 ルネサスエレクトロニクス株式会社 Parallel computing device
JP4755033B2 (en) 2006-07-05 2011-08-24 ルネサスエレクトロニクス株式会社 Semiconductor integrated circuit
JP5251171B2 (en) * 2008-03-06 2013-07-31 富士通セミコンダクター株式会社 Logic circuit device
JP5171971B2 (en) * 2011-01-17 2013-03-27 ルネサスエレクトロニクス株式会社 Semiconductor integrated circuit
JP2016178229A (en) 2015-03-20 2016-10-06 株式会社東芝 Reconfigurable circuit

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0713945A (en) * 1993-06-16 1995-01-17 Nippon Sheet Glass Co Ltd Bus structure of multiprocessor system with separated arithmetic processing part and control/storage part
JPH08148573A (en) * 1994-11-21 1996-06-07 Hitachi Ltd Semiconductor device
DE19651075A1 (en) * 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Unit for processing numerical and logical operations, for use in processors (CPU's), multi-computer systems, data flow processors (DFP's), digital signal processors (DSP's) or the like
US5970254A (en) * 1997-06-27 1999-10-19 Cooke; Laurence H. Integrated processor and programmable data path chip for reconfigurable computing
JPH11168185A (en) * 1997-12-03 1999-06-22 Rohm Co Ltd Laminated substrate and semiconductor device
US6067633A (en) * 1998-03-31 2000-05-23 International Business Machines Corp Design and methodology for manufacturing data processing systems having multiple processors
US6092174A (en) * 1998-06-01 2000-07-18 Context, Inc. Dynamically reconfigurable distributed integrated circuit processor and method
DE10081643D2 (en) * 1999-06-10 2002-05-29 Pact Inf Tech Gmbh Sequence partitioning on cell structures

Also Published As

Publication number Publication date
JP4456864B2 (en) 2010-04-28
EP1472616B1 (en) 2011-11-09
EP1472616B8 (en) 2012-03-21
EP1472616A2 (en) 2004-11-03
ATE533111T1 (en) 2011-11-15
JP2005515525A (en) 2005-05-26
JP2010079923A (en) 2010-04-08
WO2003036507A2 (en) 2003-05-01
WO2003036507A3 (en) 2004-08-12

Similar Documents

Publication Publication Date Title
AU2002357982A1 (en) Reconfigurable elements
CA2391405A1 (en) Rf home automation system comprising replicable controllers
AU2001225736A1 (en) Multi-level secure computer with token-based access control
TW327212B (en) Memory device with switching of data stream modes
AU2003301938A1 (en) A combination nonvolatile memory using unified technology with byte, page and block write and simultaneous read and write operations
WO2004114088A3 (en) System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware
GB2385174B (en) Memory control within data processing systems
AU2001285483A1 (en) Data list transmutation and input mapping
WO2003010775A1 (en) Nonvolatile memory
WO1999009799A3 (en) Hearing aid
AU2002238325A1 (en) Data processing apparatus and system and method for controlling memory access
TWI266997B (en) Data driven processing method, data driven processor and data driven processing system
AU2003290813A1 (en) A system of sample medium carriers with built-in memory elements and information input/output station for the carriers
TW200502834A (en) Universal serial bus device for exchange data each other
WO2005013324A3 (en) Memory access via serial memory interface
WO2004080726A3 (en) Method for the production of a book cover insert and book-type security document and book cover insert and book-type security document
TW200506713A (en) A non-volatile memory parallel processor
AU2001255691A1 (en) Reduction of data dependent power supply noise when sensing the state of a memory cell
AU2003263550A1 (en) Data processing system having a hierarchical memory organisation and method for operating the same
EP1346364B8 (en) Data processing device with a write once memory (wom)
SG143028A1 (en) Data processing device
AU2003259191A1 (en) Method, system, and program for memory based data transfer
WO2002095592A3 (en) Method and apparatus to provide real-time access to flash memory features
AU2001259440A1 (en) A method and system for multi-channel transfer of data and control information
EP0660330A3 (en) Data processing system having a memory with a low power operating mode and method therefor.

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase