|
US6271547B1
(en)
*
|
1999-08-06 |
2001-08-07 |
Raytheon Company |
Double recessed transistor with resistive layer
|
|
JP2003179157A
(en)
|
2001-12-10 |
2003-06-27 |
Nec Corp |
MOS type semiconductor device
|
|
US6838325B2
(en)
*
|
2002-10-24 |
2005-01-04 |
Raytheon Company |
Method of forming a self-aligned, selectively etched, double recess high electron mobility transistor
|
|
US6787826B1
(en)
*
|
2003-03-14 |
2004-09-07 |
Triquint Semiconductor, Inc. |
Heterostructure field effect transistor
|
|
JP2005158800A
(en)
*
|
2003-11-20 |
2005-06-16 |
Sharp Corp |
Manufacturing method of semiconductor device and semiconductor device manufactured by the manufacturing method
|
|
US7449728B2
(en)
*
|
2003-11-24 |
2008-11-11 |
Tri Quint Semiconductor, Inc. |
Monolithic integrated enhancement mode and depletion mode field effect transistors and method of making the same
|
|
US7488992B2
(en)
*
|
2003-12-04 |
2009-02-10 |
Lockheed Martin Corporation |
Electronic device comprising enhancement mode pHEMT devices, depletion mode pHEMT devices, and power pHEMT devices on a single substrate and method of creation
|
|
US7199016B2
(en)
|
2004-08-13 |
2007-04-03 |
Raytheon Company |
Integrated circuit resistor
|
|
US20080064155A1
(en)
*
|
2004-08-31 |
2008-03-13 |
Koninklijke Philips Electronics, N.V. |
Method for Producing a Multi-Stage Recess in a Layer Structure and a Field Effect Transistor with a Multi-Recessed Gate
|
|
JP2008527687A
(en)
*
|
2004-12-30 |
2008-07-24 |
オーミック ソシエテ パール アクション サンプリフィエ |
Enhancement-depletion semiconductor structure and manufacturing method thereof
|
|
US7321132B2
(en)
*
|
2005-03-15 |
2008-01-22 |
Lockheed Martin Corporation |
Multi-layer structure for use in the fabrication of integrated circuit devices and methods for fabrication of same
|
|
KR100691006B1
(en)
*
|
2005-04-29 |
2007-03-09 |
주식회사 하이닉스반도체 |
Structure of Cell Transistor of Memory Device and Manufacturing Method Thereof
|
|
US7226850B2
(en)
*
|
2005-05-19 |
2007-06-05 |
Raytheon Company |
Gallium nitride high electron mobility transistor structure
|
|
US20070052048A1
(en)
*
|
2005-09-08 |
2007-03-08 |
Raytheon Company |
Strain compensated high electron mobility transistor
|
|
US20080001173A1
(en)
*
|
2006-06-23 |
2008-01-03 |
International Business Machines Corporation |
BURIED CHANNEL MOSFET USING III-V COMPOUND SEMICONDUCTORS AND HIGH k GATE DIELECTRICS
|
|
JP5183913B2
(en)
*
|
2006-11-24 |
2013-04-17 |
住友電工デバイス・イノベーション株式会社 |
Manufacturing method of semiconductor device
|
|
WO2008127469A2
(en)
*
|
2006-12-15 |
2008-10-23 |
University Of South Carolina |
A novel fabrication technique for high frequency, high power group iii nitride electronic devices
|
|
US8115235B2
(en)
*
|
2009-02-20 |
2012-02-14 |
Intel Corporation |
Modulation-doped halo in quantum well field-effect transistors, apparatus made therewith, and methods of using same
|
|
US8273617B2
(en)
|
2009-09-30 |
2012-09-25 |
Suvolta, Inc. |
Electronic devices and systems, and methods for making and using the same
|
|
US8421162B2
(en)
|
2009-09-30 |
2013-04-16 |
Suvolta, Inc. |
Advanced transistors with punch through suppression
|
|
US8530286B2
(en)
|
2010-04-12 |
2013-09-10 |
Suvolta, Inc. |
Low power semiconductor transistor structure and method of fabrication thereof
|
|
US8569128B2
(en)
|
2010-06-21 |
2013-10-29 |
Suvolta, Inc. |
Semiconductor structure and method of fabrication thereof with mixed metal types
|
|
US8759872B2
(en)
|
2010-06-22 |
2014-06-24 |
Suvolta, Inc. |
Transistor with threshold voltage set notch and method of fabrication thereof
|
|
US8377783B2
(en)
|
2010-09-30 |
2013-02-19 |
Suvolta, Inc. |
Method for reducing punch-through in a transistor device
|
|
US8404551B2
(en)
|
2010-12-03 |
2013-03-26 |
Suvolta, Inc. |
Source/drain extension control for advanced transistors
|
|
US8461875B1
(en)
|
2011-02-18 |
2013-06-11 |
Suvolta, Inc. |
Digital circuits having improved transistors, and methods therefor
|
|
US8525271B2
(en)
|
2011-03-03 |
2013-09-03 |
Suvolta, Inc. |
Semiconductor structure with improved channel stack and method for fabrication thereof
|
|
US8400219B2
(en)
|
2011-03-24 |
2013-03-19 |
Suvolta, Inc. |
Analog circuits having improved transistors, and methods therefor
|
|
US8748270B1
(en)
|
2011-03-30 |
2014-06-10 |
Suvolta, Inc. |
Process for manufacturing an improved analog transistor
|
|
US8796048B1
(en)
|
2011-05-11 |
2014-08-05 |
Suvolta, Inc. |
Monitoring and measurement of thin film layers
|
|
US8999861B1
(en)
|
2011-05-11 |
2015-04-07 |
Suvolta, Inc. |
Semiconductor structure with substitutional boron and method for fabrication thereof
|
|
US8811068B1
(en)
|
2011-05-13 |
2014-08-19 |
Suvolta, Inc. |
Integrated circuit devices and methods
|
|
US8569156B1
(en)
|
2011-05-16 |
2013-10-29 |
Suvolta, Inc. |
Reducing or eliminating pre-amorphization in transistor manufacture
|
|
US8735987B1
(en)
|
2011-06-06 |
2014-05-27 |
Suvolta, Inc. |
CMOS gate stack structures and processes
|
|
US8995204B2
(en)
|
2011-06-23 |
2015-03-31 |
Suvolta, Inc. |
Circuit devices and methods having adjustable transistor body bias
|
|
US8629016B1
(en)
|
2011-07-26 |
2014-01-14 |
Suvolta, Inc. |
Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
|
|
WO2013022753A2
(en)
|
2011-08-05 |
2013-02-14 |
Suvolta, Inc. |
Semiconductor devices having fin structures and fabrication methods thereof
|
|
US8748986B1
(en)
|
2011-08-05 |
2014-06-10 |
Suvolta, Inc. |
Electronic device with controlled threshold voltage
|
|
US8645878B1
(en)
|
2011-08-23 |
2014-02-04 |
Suvolta, Inc. |
Porting a circuit design from a first semiconductor process to a second semiconductor process
|
|
US8614128B1
(en)
|
2011-08-23 |
2013-12-24 |
Suvolta, Inc. |
CMOS structures and processes based on selective thinning
|
|
US8713511B1
(en)
|
2011-09-16 |
2014-04-29 |
Suvolta, Inc. |
Tools and methods for yield-aware semiconductor manufacturing process target generation
|
|
US9236466B1
(en)
|
2011-10-07 |
2016-01-12 |
Mie Fujitsu Semiconductor Limited |
Analog circuits having improved insulated gate transistors, and methods therefor
|
|
US8895327B1
(en)
|
2011-12-09 |
2014-11-25 |
Suvolta, Inc. |
Tipless transistors, short-tip transistors, and methods and circuits therefor
|
|
US8819603B1
(en)
|
2011-12-15 |
2014-08-26 |
Suvolta, Inc. |
Memory circuits and methods of making and designing the same
|
|
US8883600B1
(en)
|
2011-12-22 |
2014-11-11 |
Suvolta, Inc. |
Transistor having reduced junction leakage and methods of forming thereof
|
|
US8599623B1
(en)
|
2011-12-23 |
2013-12-03 |
Suvolta, Inc. |
Circuits and methods for measuring circuit elements in an integrated circuit device
|
|
US8970289B1
(en)
|
2012-01-23 |
2015-03-03 |
Suvolta, Inc. |
Circuits and devices for generating bi-directional body bias voltages, and methods therefor
|
|
US8877619B1
(en)
|
2012-01-23 |
2014-11-04 |
Suvolta, Inc. |
Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom
|
|
US9093550B1
(en)
|
2012-01-31 |
2015-07-28 |
Mie Fujitsu Semiconductor Limited |
Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
|
|
US9406567B1
(en)
|
2012-02-28 |
2016-08-02 |
Mie Fujitsu Semiconductor Limited |
Method for fabricating multiple transistor devices on a substrate with varying threshold voltages
|
|
US8863064B1
(en)
|
2012-03-23 |
2014-10-14 |
Suvolta, Inc. |
SRAM cell layout structure and devices therefrom
|
|
US8796097B2
(en)
|
2012-04-26 |
2014-08-05 |
University Of South Carolina |
Selectively area regrown III-nitride high electron mobility transistor
|
|
US9299698B2
(en)
|
2012-06-27 |
2016-03-29 |
Mie Fujitsu Semiconductor Limited |
Semiconductor structure with multiple transistors having various threshold voltages
|
|
US8637955B1
(en)
|
2012-08-31 |
2014-01-28 |
Suvolta, Inc. |
Semiconductor structure with reduced junction leakage and method of fabrication thereof
|
|
US9112057B1
(en)
|
2012-09-18 |
2015-08-18 |
Mie Fujitsu Semiconductor Limited |
Semiconductor devices with dopant migration suppression and method of fabrication thereof
|
|
US9041126B2
(en)
|
2012-09-21 |
2015-05-26 |
Mie Fujitsu Semiconductor Limited |
Deeply depleted MOS transistors having a screening layer and methods thereof
|
|
JP2014072427A
(en)
*
|
2012-09-28 |
2014-04-21 |
Fujitsu Ltd |
Semiconductor device and semiconductor device manufacturing method
|
|
US9431068B2
(en)
|
2012-10-31 |
2016-08-30 |
Mie Fujitsu Semiconductor Limited |
Dynamic random access memory (DRAM) with low variation transistor peripheral circuits
|
|
US8816754B1
(en)
|
2012-11-02 |
2014-08-26 |
Suvolta, Inc. |
Body bias circuits and methods
|
|
US9093997B1
(en)
|
2012-11-15 |
2015-07-28 |
Mie Fujitsu Semiconductor Limited |
Slew based process and bias monitors and related methods
|
|
US9070477B1
(en)
|
2012-12-12 |
2015-06-30 |
Mie Fujitsu Semiconductor Limited |
Bit interleaved low voltage static random access memory (SRAM) and related methods
|
|
US9112484B1
(en)
|
2012-12-20 |
2015-08-18 |
Mie Fujitsu Semiconductor Limited |
Integrated circuit process and bias monitors and related methods
|
|
US9268885B1
(en)
|
2013-02-28 |
2016-02-23 |
Mie Fujitsu Semiconductor Limited |
Integrated circuit device methods and models with predicted device metric variations
|
|
US8994415B1
(en)
|
2013-03-01 |
2015-03-31 |
Suvolta, Inc. |
Multiple VDD clock buffer
|
|
US8988153B1
(en)
|
2013-03-09 |
2015-03-24 |
Suvolta, Inc. |
Ring oscillator with NMOS or PMOS variation insensitivity
|
|
US9299801B1
(en)
|
2013-03-14 |
2016-03-29 |
Mie Fujitsu Semiconductor Limited |
Method for fabricating a transistor device with a tuned dopant profile
|
|
US9112495B1
(en)
|
2013-03-15 |
2015-08-18 |
Mie Fujitsu Semiconductor Limited |
Integrated circuit device body bias circuits and methods
|
|
US9449967B1
(en)
|
2013-03-15 |
2016-09-20 |
Fujitsu Semiconductor Limited |
Transistor array structure
|
|
US9478571B1
(en)
|
2013-05-24 |
2016-10-25 |
Mie Fujitsu Semiconductor Limited |
Buried channel deeply depleted channel transistor
|
|
US8976575B1
(en)
|
2013-08-29 |
2015-03-10 |
Suvolta, Inc. |
SRAM performance monitor
|
|
US9640656B2
(en)
*
|
2014-04-04 |
2017-05-02 |
Micron Technology, Inc. |
Transistors having strained channel under gate in a recess
|
|
US9710006B2
(en)
|
2014-07-25 |
2017-07-18 |
Mie Fujitsu Semiconductor Limited |
Power up body bias circuits and methods
|
|
US9319013B2
(en)
|
2014-08-19 |
2016-04-19 |
Mie Fujitsu Semiconductor Limited |
Operational amplifier input offset correction with transistor threshold voltage adjustment
|
|
US9876082B2
(en)
*
|
2015-04-30 |
2018-01-23 |
Macom Technology Solutions Holdings, Inc. |
Transistor with hole barrier layer
|
|
US9972711B2
(en)
*
|
2015-06-03 |
2018-05-15 |
International Business Machines Corporation |
Reduced resistance short-channel InGaAs planar MOSFET
|
|
US9536962B1
(en)
*
|
2015-07-20 |
2017-01-03 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Source/drain regions for high electron mobility transistors (HEMT) and methods of forming same
|
|
US9583589B1
(en)
|
2015-10-14 |
2017-02-28 |
Northrop Grumman Systems Corporation |
Self-aligned double gate recess for semiconductor field effect transistors
|
|
US9461159B1
(en)
|
2016-01-14 |
2016-10-04 |
Northrop Grumman Systems Corporation |
Self-stop gate recess etching process for semiconductor field effect transistors
|
|
US11309412B1
(en)
*
|
2017-05-17 |
2022-04-19 |
Northrop Grumman Systems Corporation |
Shifting the pinch-off voltage of an InP high electron mobility transistor with a metal ring
|