AU2001279096A1 - Configurable dynamic programmable logic array - Google Patents
Configurable dynamic programmable logic arrayInfo
- Publication number
- AU2001279096A1 AU2001279096A1 AU2001279096A AU7909601A AU2001279096A1 AU 2001279096 A1 AU2001279096 A1 AU 2001279096A1 AU 2001279096 A AU2001279096 A AU 2001279096A AU 7909601 A AU7909601 A AU 7909601A AU 2001279096 A1 AU2001279096 A1 AU 2001279096A1
- Authority
- AU
- Australia
- Prior art keywords
- programmable logic
- logic array
- configurable dynamic
- dynamic programmable
- configurable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
- H03K19/17712—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays one of the matrices at least being reprogrammable
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/640,486 | 2000-08-16 | ||
| US09/640,486 US6433581B1 (en) | 2000-08-16 | 2000-08-16 | Configurable dynamic programmable logic array |
| PCT/US2001/023951 WO2002015271A1 (en) | 2000-08-16 | 2001-07-31 | Configurable dynamic programmable logic array |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| AU2001279096A1 true AU2001279096A1 (en) | 2002-02-25 |
Family
ID=24568450
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU2001279096A Abandoned AU2001279096A1 (en) | 2000-08-16 | 2001-07-31 | Configurable dynamic programmable logic array |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US6433581B1 (en) |
| AU (1) | AU2001279096A1 (en) |
| TW (1) | TW515077B (en) |
| WO (1) | WO2002015271A1 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7436215B2 (en) * | 2003-09-30 | 2008-10-14 | Intel Corporation | Transmitter |
| JP3966873B2 (en) * | 2003-10-08 | 2007-08-29 | 株式会社東芝 | Logic circuit device and operating voltage changing method |
| US7116131B1 (en) | 2004-09-15 | 2006-10-03 | Xilinx, Inc. | High performance programmable logic devices utilizing dynamic circuitry |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| IT1195119B (en) * | 1986-08-04 | 1988-10-12 | Cselt Centro Studi Lab Telecom | REFERENCES TO THE LOGI BOARDS THAT PROGRAMMABLE DYNAMICS WITH NOR NOR STRUCTURE MADE IN TECHNOLOGY ALREADY MOS |
| US4950928A (en) * | 1989-09-14 | 1990-08-21 | Advanced Micro Devices, Inc. | Dynamic PLA circuit with no "virtual grounds" |
| US5874834A (en) * | 1997-03-04 | 1999-02-23 | Xilinx, Inc. | Field programmable gate array with distributed gate-array functionality |
| US6023179A (en) * | 1997-06-04 | 2000-02-08 | Sun Microsystems, Inc. | Method of implementing a scan flip-flop using an edge-triggered staticized dynamic flip-flop |
| US5926038A (en) * | 1997-11-10 | 1999-07-20 | The United States Of America As Represented By The Secretary Of The Navy | Two-phase dynamic logic circuits for gallium arsenide complementary HIGFET fabrication |
| US6075385A (en) * | 1998-10-06 | 2000-06-13 | Hewlett-Packard Company | Intelligent precharger for a dynamic bus |
| US6211697B1 (en) * | 1999-05-25 | 2001-04-03 | Actel | Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure |
| US6229338B1 (en) * | 2000-02-04 | 2001-05-08 | International Business Machines Corporation | Method and apparatus for reducing dynamic programmable logic array propagation delay |
-
2000
- 2000-08-16 US US09/640,486 patent/US6433581B1/en not_active Expired - Lifetime
-
2001
- 2001-07-31 WO PCT/US2001/023951 patent/WO2002015271A1/en not_active Ceased
- 2001-07-31 AU AU2001279096A patent/AU2001279096A1/en not_active Abandoned
- 2001-08-13 TW TW090119743A patent/TW515077B/en not_active IP Right Cessation
-
2002
- 2002-02-05 US US10/071,966 patent/US6614258B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| WO2002015271A9 (en) | 2003-03-06 |
| US6614258B2 (en) | 2003-09-02 |
| US20020118038A1 (en) | 2002-08-29 |
| TW515077B (en) | 2002-12-21 |
| WO2002015271A1 (en) | 2002-02-21 |
| US6433581B1 (en) | 2002-08-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU2001276228A1 (en) | Configurable phontonic device | |
| AU2001249323A1 (en) | Nanocylinder arrays | |
| AU2002213697A1 (en) | Programmable neurostimulator | |
| AU2001267459A1 (en) | Programmable communicator | |
| AU2001283286A1 (en) | Logic system with configurable interface | |
| AU2001239956A1 (en) | Solid bodies | |
| AU2002324462A1 (en) | Tmart memory | |
| AU7096800A (en) | Integrated circuit including dedicated and programmable logic | |
| AU2001266490A1 (en) | One aperture simultaneous rx-tx-antenna | |
| AU2001253911A1 (en) | Bifunctional antibiotics | |
| AU6628601A (en) | Configurable cell for customizable logic array device | |
| AU2001239060A1 (en) | Dynamic phase logic gate | |
| MXPA01009274A (en) | Corn milling process. | |
| AU2001210944A1 (en) | Detergent tablet | |
| AU3266401A (en) | Carry lookahead for programmable logic array | |
| AU2001279096A1 (en) | Configurable dynamic programmable logic array | |
| AU2002360101A1 (en) | Cone | |
| AU2001236778A1 (en) | Dynamic programmable optical add/drop module | |
| AU2001288704A1 (en) | Repairable dynamic programmable logic array | |
| AU2002239502A1 (en) | Boundary addressable memory | |
| AU2001234901A1 (en) | Detergent tablet | |
| AU2001230988A1 (en) | Programmable array logic circuit employing non-volatile ferromagnetic memory cells | |
| AU2001285423A1 (en) | Colorimeter having field programmable gate array | |
| AU2001230987A1 (en) | A programmable array logic circuit macrocell using ferromagnetic memory cells | |
| AU2001232796A1 (en) | Detergent tablet |