MX2016000449A - Dispositivo de procesamiento de datos y metodo de procesamiento de datos. - Google Patents
Dispositivo de procesamiento de datos y metodo de procesamiento de datos.Info
- Publication number
- MX2016000449A MX2016000449A MX2016000449A MX2016000449A MX2016000449A MX 2016000449 A MX2016000449 A MX 2016000449A MX 2016000449 A MX2016000449 A MX 2016000449A MX 2016000449 A MX2016000449 A MX 2016000449A MX 2016000449 A MX2016000449 A MX 2016000449A
- Authority
- MX
- Mexico
- Prior art keywords
- data processing
- bits
- ldpc code
- group
- code
- Prior art date
Links
- 238000003672 processing method Methods 0.000 title abstract 2
- 238000005516 engineering process Methods 0.000 abstract 2
- 230000005540 biological transmission Effects 0.000 abstract 1
- 238000004891 communication Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/033—Theoretical methods to calculate these checking codes
- H03M13/036—Heuristic code construction methods, i.e. code construction or code search based on using trial-and-error
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1131—Scheduling of bit node or check node processing
- H03M13/1137—Partly parallel processing, i.e. sub-blocks or sub-groups of nodes being processed in parallel
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
- H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/611—Specific encoding aspects, e.g. encoding by means of decoding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0071—Use of interleaving
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2792—Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/35—Unequal or adaptive error protection, e.g. by providing a different level of protection according to significance of source information or by adapting the coding according to the change of transmission channel characteristics
- H03M13/356—Unequal error protection [UEP]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/615—Use of computational or mathematical techniques
- H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6522—Intended application, e.g. transmission or communication standard
- H03M13/6552—DVB-T2
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Multimedia (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
Esta tecnología pertenece a un dispositivo de procesamiento de datos y a un método de procesamiento de datos que hacen posible asegurar una buena calidad de comunicación cuando se utiliza un código de LDPC para transmitir datos. En el intercalado por grupos, un código de LDPC que tiene una longitud de código (N) de 16,200 bits y una tasa de código (r) de 12/15, 6/15, o 8/15 se intercala en una base por grupo de bits, cada grupo de bits que tiene 360 bits de longitud. En el desintercalado por grupos, el código de LDPC desintercalado se restablece al orden original del mismo. Esta tecnología puede aplicarse, por ejemplo, para transmisión de datos o similares utilizando un código de LDPC.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014104808 | 2014-05-21 | ||
| PCT/JP2015/063252 WO2015178214A1 (ja) | 2014-05-21 | 2015-05-08 | データ処理装置、及び、データ処理方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| MX2016000449A true MX2016000449A (es) | 2016-08-11 |
| MX370988B MX370988B (es) | 2020-01-10 |
Family
ID=54553887
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| MX2016000449A MX370988B (es) | 2014-05-21 | 2015-05-08 | Dispositivo de procesamiento de datos y método de procesamiento de datos. |
| MX2020000292A MX2020000292A (es) | 2014-05-21 | 2016-01-13 | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| MX2020000292A MX2020000292A (es) | 2014-05-21 | 2016-01-13 | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. |
Country Status (6)
| Country | Link |
|---|---|
| US (3) | US10425103B2 (es) |
| EP (1) | EP3148084B1 (es) |
| JP (1) | JP6428649B2 (es) |
| CA (1) | CA2918604C (es) |
| MX (2) | MX370988B (es) |
| WO (1) | WO2015178214A1 (es) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101929298B1 (ko) * | 2013-09-20 | 2018-12-17 | 소니 주식회사 | 데이터 처리 장치 및 데이터 처리 방법 |
| EP3148090A4 (en) * | 2014-05-21 | 2018-02-21 | Sony Corporation | Data processing device and data processing method |
| JP6424836B2 (ja) | 2014-05-21 | 2018-11-21 | ソニー株式会社 | データ処理装置、及び、データ処理方法 |
| KR102453474B1 (ko) | 2015-02-27 | 2022-10-14 | 한국전자통신연구원 | 가변 길이 시그널링 정보 부호화를 위한 패리티 인터리빙 장치 및 이를 이용한 패리티 인터리빙 방법 |
| WO2016137254A1 (ko) | 2015-02-27 | 2016-09-01 | 한국전자통신연구원 | 가변 길이 시그널링 정보 부호화를 위한 패리티 인터리빙 장치 및 이를 이용한 패리티 인터리빙 방법 |
| US20160336968A1 (en) * | 2015-05-11 | 2016-11-17 | Comtech Ef Data Corp. | System and method for encoding and decoding using a plurality of constellations within a single fec block |
| US10389386B2 (en) * | 2015-06-10 | 2019-08-20 | Sony Corporation | Data processing apparatus, data processing method, and program |
| JP6891519B2 (ja) * | 2017-02-06 | 2021-06-18 | ソニーグループ株式会社 | 送信装置、送信方法、受信装置、及び、受信方法 |
| US11321251B2 (en) * | 2018-05-18 | 2022-05-03 | Nec Corporation | Input/output process allocation control device, input/output process allocation control method, and recording medium having input/output process allocation control program stored therein |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE602006011240D1 (de) * | 2005-06-21 | 2010-02-04 | Samsung Electronics Co Ltd | Vorrichtung und Methode zum Übermitteln/Empfangen von Daten in einem Mehrantennenkommunikationssystem unter Verwendung eines strukturierten Low Density Parity Check (LDPC) Codes |
| JP2007009494A (ja) | 2005-06-29 | 2007-01-18 | Pal Co Ltd | 化粧目地付き化粧板及び化粧目地加工方法。 |
| TWI497920B (zh) * | 2007-11-26 | 2015-08-21 | Sony Corp | Data processing device and data processing method |
| TWI427937B (zh) * | 2007-11-26 | 2014-02-21 | Sony Corp | Data processing device and data processing method |
| TWI390856B (zh) * | 2007-11-26 | 2013-03-21 | Sony Corp | Data processing device and data processing method |
| TWI459724B (zh) * | 2007-11-26 | 2014-11-01 | Sony Corp | Data processing device and data processing method |
| US8402337B2 (en) * | 2007-11-26 | 2013-03-19 | Sony Corporation | Data processing apparatus and data processing method as well as encoding apparatus and encoding method |
| TWI410055B (zh) * | 2007-11-26 | 2013-09-21 | Sony Corp | Data processing device, data processing method and program product for performing data processing method on computer |
| EP2134051A1 (en) | 2008-06-13 | 2009-12-16 | THOMSON Licensing | An adaptive QAM transmission scheme for improving performance on an AWGN channel |
| JP5664919B2 (ja) | 2011-06-15 | 2015-02-04 | ソニー株式会社 | データ処理装置、及び、データ処理方法 |
| EP2560311A1 (en) * | 2011-08-17 | 2013-02-20 | Panasonic Corporation | Cyclic-block permutations for spatial multiplexing with quasi-cyclic LDPC codes |
| KR20150005853A (ko) * | 2013-07-05 | 2015-01-15 | 삼성전자주식회사 | 송신 장치 및 그의 신호 처리 방법 |
| EP3148090A4 (en) | 2014-05-21 | 2018-02-21 | Sony Corporation | Data processing device and data processing method |
| AT16959U1 (es) | 2018-04-25 | 2021-01-15 | Boehlerit Gmbh & Co Kg |
-
2015
- 2015-05-08 JP JP2015560879A patent/JP6428649B2/ja not_active Expired - Fee Related
- 2015-05-08 CA CA2918604A patent/CA2918604C/en active Active
- 2015-05-08 MX MX2016000449A patent/MX370988B/es active IP Right Grant
- 2015-05-08 EP EP15795498.3A patent/EP3148084B1/en not_active Not-in-force
- 2015-05-08 US US14/904,916 patent/US10425103B2/en active Active
- 2015-05-08 WO PCT/JP2015/063252 patent/WO2015178214A1/ja not_active Ceased
-
2016
- 2016-01-13 MX MX2020000292A patent/MX2020000292A/es unknown
-
2019
- 2019-07-19 US US16/517,278 patent/US11070233B2/en active Active
- 2019-07-19 US US16/517,308 patent/US11043968B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JPWO2015178214A1 (ja) | 2017-04-20 |
| MX2020000292A (es) | 2020-07-13 |
| EP3148084B1 (en) | 2021-02-24 |
| US20160149589A1 (en) | 2016-05-26 |
| WO2015178214A1 (ja) | 2015-11-26 |
| CA2918604C (en) | 2023-01-31 |
| US10425103B2 (en) | 2019-09-24 |
| CA2918604A1 (en) | 2015-11-26 |
| EP3148084A1 (en) | 2017-03-29 |
| US11070233B2 (en) | 2021-07-20 |
| US20190341933A1 (en) | 2019-11-07 |
| US11043968B2 (en) | 2021-06-22 |
| JP6428649B2 (ja) | 2018-11-28 |
| MX370988B (es) | 2020-01-10 |
| EP3148084A4 (en) | 2018-05-16 |
| US20190341934A1 (en) | 2019-11-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| MX2016000449A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2019005297A (es) | Dispositivo y metodo para procesar datos. | |
| MX384170B (es) | Dispositivo de procesamiento de datos y método de procesamiento de datos. | |
| MX389047B (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2019015632A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2019015354A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2016003557A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| AR100769A1 (es) | Dispositivos y métodos para facilitar comunicaciones inalámbricas no ortogonales | |
| MX392428B (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2016014888A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2016003548A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2016000458A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| EP4442213A3 (en) | Soft tissue cutting device | |
| MX2016003552A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2016003553A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2016003551A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX373956B (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 64800 y un indice de codigo de 5/15 y mapeo de 64 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
| MX373953B (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 10/15 y mapeo de 256 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
| MX2019014456A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
| MX2016011965A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
| MX2016011779A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2016003576A (es) | Dispositivo de proceso de datos y metodo de proceso de datos. | |
| MX2016000447A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2019015452A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2018006176A (es) | Aparato de procesamiento de datos y metodo de procesamiento de datos. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FG | Grant or registration |