[go: up one dir, main page]

Kolstad et al., 2004 - Google Patents

A new modeling methodology for passive components based on black-box augmentation combined with equivalent circuit perturbation

Kolstad et al., 2004

Document ID
2142369969037717445
Author
Kolstad J
Blevins C
Dunn J
Weisshaar A
Publication year
Publication venue
Electrical Performance of Electronic Packaging-2004

External Links

Snippet

A new black-box augmentation methodology for broadband CAD modeling of interconnects and passive elements is presented. The new methodology is based on augmenting an existing equivalent circuit model with a black-box network described with rational polynomial …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G01R31/2836—Fault-finding or characterising
    • G01R31/2839—Fault-finding or characterising using signal generators, power supplies or circuit analysers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G01R31/2822—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere of microwave or radiofrequency circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R27/00—Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
    • G01R27/28—Measuring attenuation, gain, phase shift or derived characteristics of electric four pole networks, i.e. two-port networks using network analysers Measuring transient response
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R27/00—Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
    • G01R27/02—Measuring real or complex resistance, reactance, impedance, or other two-pole characteristics derived therefrom, e.g. time constant
    • G01R27/20—Measuring earth resistance; Measuring contact resistance, e.g. of earth connections, e.g. plates
    • G01R27/205—Measuring contact resistance of connections, e.g. of earth connections

Similar Documents

Publication Publication Date Title
Verspecht Large-signal network analysis
EP1134676B1 (en) A method, apparatus and computer program product for determination of noise in mixed signal systems
Watson et al. A comprehensive compact-modeling methodology for spiral inductors in silicon-based RFICs
CN110470966B (en) Scattering parameter measuring method and device calibration method
US7741857B2 (en) System and method for de-embedding a device under test employing a parametrized netlist
US6961669B2 (en) De-embedding devices under test
US7171325B2 (en) Method and system for wideband device measurement and modeling
JP2004030598A (en) System for predicting the electrical behavior of multiport devices with balanced device ports
Kuhn et al. Modeling spiral inductors in SOS processes
Kolstad et al. A new modeling methodology for passive components based on black-box augmentation combined with equivalent circuit perturbation
Kolstad et al. A new circuit augmentation method for modeling of interconnects and passive components
Ben Dhia et al. IC immunity modeling process validation using on-chip measurements
Mohan et al. Causal reduced-order modeling of distributed structures in a transient circuit simulator
Zarębski et al. Properties of some convolution algorithms for the thermal analysis of semiconductor devices
Lim et al. An efficient test vector generation for checking analog/mixed-signal functional models
Jung et al. SPICE-based mixed-mode S-parameter calculations for four-port and three-port circuits
Kapora et al. Methodology for interference analysis during early design stages of high-performance mixed-signal ICs
Owens et al. Strategies for simulation, measurement and suppression of digital noise in mixed-signal circuits
Goyal et al. A self-testable SiGe LNA and Built-in-Self-Test methodology for multiple performance specifications of RF amplifiers
Lin et al. A novel model extraction algorithm for reconstruction of coupled transmission lines in high-speed digital system
Su et al. Intrinsic response extraction for the removal of the parasitic effects in analog test buses
Grabinski et al. 5.5 GHz LSNA MOSFET modeling for RF CMOS circuit design
Goyal et al. Alternate test methodology for high speed A/D converter testing on low cost tester
Roberts Mixed-signal ATE technology and its impact on today's electronic system
Odreitz et al. Impact of Supply Voltage and Operating Point in IC PDN Modeling