Ben Dhia et al., 2012 - Google Patents
IC immunity modeling process validation using on-chip measurementsBen Dhia et al., 2012
View PDF- Document ID
- 11083672887772952113
- Author
- Ben Dhia S
- Boyer A
- Vrignon B
- Deobarro M
- Publication year
- Publication venue
- Journal of Electronic Testing
External Links
Snippet
Developing integrated circuit (IC) immunity models and simulation flow has become one of the major concerns of ICs suppliers to predict whether a chip will pass susceptibility tests before fabrication and avoid redesign cost. This paper presents an IC immunity modeling …
- 230000036039 immunity 0 title abstract description 29
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
- G01R31/2836—Fault-finding or characterising
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
- G01R31/2822—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere of microwave or radiofrequency circuits
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/001—Measuring interference from external sources to, or emission from, the device under test, e.g. EMC, EMI, EMP or ESD testing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R27/00—Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
- G01R27/02—Measuring real or complex resistance, reactance, impedance, or other two-pole characteristics derived therefrom, e.g. time constant
- G01R27/26—Measuring inductance or capacitance; Measuring quality factor, e.g. by using the resonance method; Measuring loss factor; Measuring dielectric constants; Measuring impedance or related variables
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R33/00—Arrangements or instruments for measuring magnetic variables
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R29/00—Arrangements for measuring or indicating electric quantities not covered by groups G01R19/00 - G01R27/00
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R35/00—Testing or calibrating of apparatus covered by the preceding groups
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Wu et al. | Modeling and simulation of LDO voltage regulator susceptibility to conducted EMI | |
Levant et al. | EMC assessment at chip and PCB level: Use of the ICEM model for jitter analysis in an integrated PLL | |
Vrignon et al. | Characterization and modeling of parasitic emission in deep submicron CMOS | |
Zhou et al. | Transient response of ESD protection devices for a high-speed I/O interface | |
KR100859475B1 (en) | How to model variable capacitors by direct extraction of parameters | |
Boyer et al. | Prediction of long-term immunity of a phase-locked loop | |
Khan et al. | Validation of IC conducted emission and immunity models including aging and thermal stress | |
Wang et al. | Nonlinear behavior immunity modeling of an LDO voltage regulator under conducted EMI | |
Ben Dhia et al. | IC immunity modeling process validation using on-chip measurements | |
Zhang et al. | Modelling electromagnetic field coupling from an ESD gun to an IC | |
Lafon et al. | Immunity modeling of integrated circuits: An industrial case | |
Zhuo et al. | Silicon-validated power delivery modeling and analysis on a 32-nm DDR I/O interface | |
Gómez et al. | Electro-thermal coupling analysis methodology for RF circuits | |
Park et al. | Estimation of power switching current by chip-package-PCB cosimulation | |
Kim et al. | Package embedded decoupling capacitor impact on core power delivery network for ARM SoC application | |
Al Rashid et al. | A State-of-the-Art Review on IC EMC Reliability | |
Ghfiri et al. | Construction of an integrated circuit emission model of a FPGA | |
Lambrecht et al. | A circuit modeling technique for the ISO 7637-3 capacitive coupling clamp test | |
Xiao et al. | Modeling and simulation research on conducted immunity of power module of digital control circuit based on transient EMI | |
Wood et al. | An extrinsic component parameter extraction method for high power RF LDMOS transistors | |
Deobarro et al. | On-chip sampling and EMC modeling of I/Os switching to evaluate conducted RF disturbances propagation | |
Putek et al. | Nanoelectronic COupled Problems Solutions: uncertainty quantification for analysis and optimization of an RFIC interference problem | |
Berbel et al. | Modeling technique of the conducted emission of integrated circuit under different temperatures | |
Ko et al. | Practical approach to power integrity‐driven design process for power‐delivery networks | |
Barchanski et al. | A Macromodeling Approach for EMC Simulations of Power Electronics Systems |