[go: up one dir, main page]

Mishra et al., 2016 - Google Patents

Implementation of configurable linear feedback shift register in VHDL

Mishra et al., 2016

Document ID
6701482450383566459
Author
Mishra S
Tripathi R
Tripathi D
Publication year
Publication venue
2016 International Conference on Emerging Trends in Electrical Electronics & Sustainable Energy Systems (ICETEESES)

External Links

Snippet

This paper focus on the implementation of configurable linear feedback shift register (CLFSR) in VHDL and evaluates its performance with respect to logic, speed and memory requirement in FPGA. Behavioral implementation of CLFSR in VHDL is configurable in terms …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/004—Counters counting in a non-natural counting order, e.g. random counters
    • H03K23/005—Counters counting in a non-natural counting order, e.g. random counters using minimum change code, e.g. Gray Code
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits

Similar Documents

Publication Publication Date Title
Mishra et al. Implementation of configurable linear feedback shift register in VHDL
Panda et al. FPGA implementation of 8, 16 and 32 bit LFSR with maximum length feedback polynomial using VHDL
Datta et al. Design and implementation of multibit LFSR on FPGA to generate pseudorandom sequence number
Devika et al. Design of reconfigurable LFSR for VLSI IC testing in ASIC and FPGA
Sewak et al. FPGA implementation of 16 bit BBS and LFSR PN sequence generator: A comparative study
US20030204541A1 (en) Seedable pseudo-random number generator
Hathwalia et al. Design and analysis of a 32 bit linear feedback shift register using vhdl
Panda et al. Design of Multi Bit LFSR PNRG and Performance comparison on FPGA using VHDL
Panda et al. Design and FPGA prototype of 1024-bit Blum-Blum-Shub PRBG architecture
kumar Singh et al. Design of LFSR circuit based on high performance XOR gate
Tyagi et al. PFSCL based linear feedback shift register
Mutyam Fibonacci codes for crosstalk avoidance
CN201654762U (en) A Pseudo-random Code Sequence Generator
US20230315960A1 (en) Spuf based on combinational logic and scan chain
CN101509954A (en) Test graph builder of integrated circuit
CN207884599U (en) frequency dividing circuit
Jamal et al. Analysis of test sequence generators for built-in self-test implementation
CN114421931B (en) Pseudo-random frequency division signal generating circuit and method
Babitha et al. FPGA based N-bit LFSR to generate random sequence number
Kirthi et al. Design of BIST with low power test pattern generator
Kasunde et al. Improved Design of Low Power TPG Using LP-LFSR
Rajagopalan et al. Diffused bit generator model for trng application at CMOS 45nm technology
Madhulatha et al. Reconfigurable and Parameterizable Pseudorandom Pattern Generators for Built-in Self Test
Visan et al. Pseudorandom sequence generator for spread spectrum communications
Sony et al. Design and analysis of multi-bit linear feedback shift register based prng with fpga implementation using different primitive polynomials