[go: up one dir, main page]

Rajagopalan et al., 2017 - Google Patents

Diffused bit generator model for trng application at CMOS 45nm technology

Rajagopalan et al., 2017

Document ID
15357446260590542047
Author
Rajagopalan S
Rethinam S
Lakshmi G
Mounika P
Vani R
Chandana D
Publication year
Publication venue
2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS)

External Links

Snippet

True Random Number Generator (TRNG) occupies a commendable position in various information security applications. Random numbers are the one which need to possess the properties of uniform distribution and statically independent. Diffused bit Generator (DBG) is …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58Random or pseudo-random number generators
    • G06F7/588Random number generators, i.e. based on natural stochastic processes
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58Random or pseudo-random number generators
    • G06F7/582Pseudo-random number generators
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01Details
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/02Digital function generators
    • G06F1/025Digital function generators for functions having two-valued amplitude, e.g. Walsh functions
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Panda et al. FPGA implementation of 8, 16 and 32 bit LFSR with maximum length feedback polynomial using VHDL
Luo et al. A high-performance and secure TRNG based on chaotic cellular automata topology
Nguyen et al. Designing a pseudorandom bit generator with a novel five-dimensional-hyperchaotic system
Dubrova A Scalable Method for Constructing Galois NLFSRs With Period $2^ n-1$ Using Cross-Join Pairs
US20200192637A1 (en) Self-timed random number generator
Tuncer et al. Implementation of non-periodic sampling true random number generator on FPGA
Yang et al. TOTAL: TRNG on-the-fly testing for attack detection using lightweight hardware
Yang et al. Lightweight hybrid entropy source true random number generator based on jitter and metastability
Hathwalia et al. Design and analysis of a 32 bit linear feedback shift register using vhdl
Rajagopalan et al. Diffused bit generator model for trng application at CMOS 45nm technology
Panda et al. Design and FPGA prototype of 1024-bit Blum-Blum-Shub PRBG architecture
Panda et al. FPGA prototype of low latency BBS PRNG
Tabassum et al. Comparative analysis and simulation of different CMOS full adders using cadence in 90 nm technology
Devrari et al. Reconfigurable linear feedback shift register for wireless communication and coding
Babitha et al. FPGA based N-bit LFSR to generate random sequence number
Garipcan et al. Implementation of a digital TRNG using jitter based multiple entropy source on FPGA
Kumar et al. Design of energy efficient true random number generator using mux-metastable approach
Dogaru et al. FPGA implementation and evaluation of two cryptographically secure hybrid cellular automata
US20190187957A1 (en) Compact bit generator
Sony et al. Design and analysis of multi-bit linear feedback shift register based prng with fpga implementation using different primitive polynomials
Tanasyuk et al. Parameterized FPGA-based implementation of cryptographic hash functions using cellular automata
Mao et al. Zero-bias true random number generator using LFSR-based scrambler
Rajagopalan et al. Design of boolean chaotic oscillator using CMOS technology for true random number generation
Best et al. An all-digital true random number generator based on chaotic cellular automata topology
Bharadwaj et al. A low power diffused bit generator as a TRNG for cryptographic key generation