Search Results for "fpga"
Sort By:
Showing 166 open source projects for "fpga"
View related business solutions-
Gen AI apps are built with MongoDB AtlasMongoDB Atlas is the developer-friendly database used to build, scale, and run gen AI and LLM-powered apps—without needing a separate vector database. Atlas offers built-in vector search, global availability across 115+ regions, and flexible document modeling. Start building AI apps faster, all in one place.
-
Searching for a better way to ship ecommerce? We can helpShipHero is built for multi-channel commerce. With a few clicks, you can connect your stores. ShipHero will download new products, as well as sync existing ones. When changes are made to your inventory all connected stores will be updated.
-
1
AWS EC2 FPGA
AWS EC2 FPGA hardware and software development Kit
AWS EC2 FPGA Development Kit is a set of development and runtime tools to develop, simulate, debug, compile and run hardware-accelerated applications on Amazon EC2 F1 instances. It is distributed between this GitHub repository and FPGA Developer AMI - Centos/AL2 provided by AWS with no cost of development tools. After creating an FPGA design (also called CL - Custom logic), developers can create an Amazon FPGA Image (AFI) and easily deploy it to an F1 instance. ... -
2
Icestudio
Visual editor for open FPGA boards
Visual editor for open FPGA boards. Built on top of the Icestorm project using Apio. -
3
Openwifi
open-source IEEE 802.11 WiFi baseband FPGA (chip) design
Linux mac80211 compatible full-stack IEEE802.11/Wi-Fi design based on SDR (Software Defined Radio). -
4
FuseSoC
Package manager and build abstraction tool for FPGA/ASIC development
FuseSoC is a package manager and build abstraction tool for hardware description language (HDL) code, aimed at simplifying the development and reuse of IP cores. It provides a standardized way to describe, manage, and build hardware projects, facilitating collaboration and reducing duplication of effort in FPGA and ASIC development. -
ACI Learning: Internal Audit, Cybersecurity, and IT TrainingTraditional training doesn't equip employees with the practical skills they need to drive business success. ACI Learning provides hands-on IT and cybersecurity training designed to build real-world, on-the-job skills. Our outcome-based programs empower employees with certification prep, industry-recognized credentials, and flexible learning options. With expert-led video training, labs, and scalable solutions, we help businesses, individuals, governments, and academic institutions develop a skilled workforce, align with business goals, and stay ahead in a rapidly evolving digital world.
-
5
Chipyard
An Agile RISC-V SoC Design Framework with in-order cores
Chipyard is a framework and generator for constructing custom RISC‑V SoC hardware. Built at UC Berkeley, it leverages Chisel/FIRRTL to generate full-stack systems—from CPU cores to peripherals—and includes simulators, FPGA deployment tools, and integration with Rocket Chip and other RISC‑V ecosystems. -
6
BSC
Bluespec Compiler (BSC)
BSC is the open source compiler toolchain for Bluespec SystemVerilog, a high-level, rule-based hardware design language. It translates Bluespec descriptions into synthesizable Verilog, letting developers bring typed, modular abstractions into mainstream FPGA/ASIC flows. The compiler performs scheduling of atomic rules, elaborates parameterized modules, and enforces interface contracts, producing predictable RTL that integrates with existing EDA tools. A companion simulator enables fast functional execution and debugging before handing designs to traditional verification and synthesis stages. ... -
7
XLS
XLS: Accelerated HW Synthesis
...The compiler lowers DSLX into a rich intermediate representation, applies aggressive optimization and scheduling passes, and can either JIT the design for software simulation or emit Verilog for FPGA/ASIC flows. A key idea is “software-style” iteration: fast, deterministic simulation via the JIT encourages test-driven development and property checking before committing to RTL. XLS also provides tooling for pipelining, state insertion, and formal equivalence checks between different stages, giving developers confidence as designs evolve. ... -
8
DarFPGA
FPGA software and hardware
FPGA software and hardware, mainly recreation of old stuff (Arcade or 8bits computer) at low cost. -
9
SWUpdate
Software Update for Embedded Systems
SWUpdate is a Linux Update agent with the goal to provide an efficient and safe way to update an embedded Linux system in the field. SWUpdate supports local and OTA updates and multiple update strategies and it is designed with security in mind. To start with SWUpdate, it is suggested you look at the documentation and build for one evaluation board (or you run SWUpdate on your host for a first overview). If you plan to update your device locally or remotely, SWUpdate is the right framework... -
Monitoring, Securing, Optimizing 3rd party scriptsc/side is crawling many sites to get ahead of new attacks. c/side is the only fully autonomous detection tool for assessing 3rd party scripts. We do not rely purely on threat feed intel or easy to circumvent detections. We also use historical context and AI to review the payload and behavior of scripts.
-
10
Dogecoin Mining - Software
This is a multi-threaded multi-pool FPGA and ASIC miner for DOGECOIN
Dogecoin Mining - Software is an open source miner for ASIC, GPU and FPGA. It works on Windows, Linux and macOS. This miner is extremely flexible in terms of platform and can work with a variety of hardware miners and GPUs including AMD, CUDA and NVIDIA platforms.">
-
11
dsp-fpga-dip-nn-pasa-itba
Archivos para TPs de materias de Ingeniería Electrónica - ITBA
...En general, son archivos .zip con imágenes o audios, para descargar en notebooks de Python (Jupyter) con wget o similares. 22.49 - Laboratorio de Dsp_fpga --->>> dsp-fpga 22.48 - Procesamiento de Imágenes --->>> dip 25.87 - Redes Neuronales II --->>> nn 22.46 - Procesamiento Adaptativo de Señales (Aleatorias) --->>> pasa -
12
Software interface and gateware for magnetic resonance experiments using the limesdr board, as detailed in https://doi.org/10.1063/1.5127746 December 2019: Initial release containing the software used in the publication. In particular, the FPGA gateware, Cpp interface routines and the limr python class. The Cpp interface routines require compilation and the compilation call is found in the files. The FPGA gateware needs to be downloaded to the FPGA using LimeSuiteGUI. At the time of writing the publication, limr builded upon gateware version 2.17 from June 2018, which was used with API version 18.04.19. ...
-
13
Infra-red Remote Sampler
Infra-red Remote Control Sampling using FPGA
Infra-red Remote Control Sampling using FPGA -
14
ALCHA
A New Programming Language for FPGA Projects
ALCHA aims to reduce FPGA project develop time by means of automation and abstraction, but without loosing the low-level control that HDLs, such as Verilog, provides. It will support an object oriented programming model, abstract data and signal types, and compile-time scripting. -
15
QtPALS
Qt software for positron lifetime measurement
...Time distance is then send to histogram and evaluated in odher programs likes LT or PALSFit. 2, 3 or 4 detector PALS setup. DRS4 inputs: Ch1 - Start detector 1274keV, Ch2 - 511keV stop detector1, Ch3 511keV - stop detector 2, Ch4 - external trigger input - after FPGA firmware no external trigger needed. -
16
V4SA Emutos
Emutos version version for v4sa Amiga card, based on Emutos 1.0
This is a version dedicated to Emutos for Apollo V4SA card able to run Atari on this standalone card with 68080 FPGA and SAGA. This version of Emutos is based on Emutos 1.0 version you can find Emutos official at https://github.com/emutos -
17
CH347 Multi-Function Interface Demo Sof
CH347 Multi-Function Interface Demo Software
...Each chapter of the software demonstrates the functions of each interface. The I2C interface implements temperature and humidity sensor data acquisition, the JTAG and SWD interfaces complete program download and debugging for FPGA and MCU, the UART interface meets basic serial communication requirements, the GPIO interface adapts to peripheral control pins, and the SPI interface drives the ST7798 LCD screen and implements image polling display. These functions work together to form a complete and reusable solution for CH347 peripheral control. -
18
Gwyscope
Open hardware SPM controller with advanced sampling support.
...Valtr et al., Scanning Probe Microscopy controller with advanced sampling support, HardwareX, Volume 15, e00451 https://www.hardware-x.com/article/S2468-0672(23)00058-5/fulltext It is based on a low cost FPGA board Red Pitaya and additional high bit depth AD and DA converters. When put together with the AFM scanning hardware (sensor, scanner and their amplifiers) and user interface software it can serve as a standalone SPM system. Otherwise, it can serve as a sub-module for a custom built SPM system, e.g. providing the feedback loop mechanism only. ... -
19
Iris
2-photon scanning software
Iris is a LabVIEW package, developed at the Keller Lab (Basel FMI), for running 2-photon microscopes. It is supplied with auxiliary software for recording additional experimental parameters, such as behavioral states. Iris is freely available. You may modify it as you wish and use it as you wish, so long as you comply with the licence terms (see below). However, please note that we are **unable to offer any guarantee of support**. There are two exceptions to this. 1) If you find a... -
20
Computer From Scratch
Verilog source files for a basic computer
This project follows The Elements of Computing fundamentals book, except all the hardware is written in Verilog . This is currently a hobby project, eventually I plan on implementing this onto a FPGA and tinkering with it some more. -
21
Rocket Chip
Rocket Chip Generator
Rocket Chip is a parameterized RISC-V SoC generator written in Chisel that produces synthesizable RTL for a wide range of cores and configurations. At its heart is the Rocket core, a simple, in-order, five-stage RISC-V implementation, but the generator composes much more: coherent caches, MMUs, interrupt controllers, and buses via the TileLink interconnect. A diplomacy framework (LazyModules) lets designers wire components with negotiated parameters, enabling reuse and rapid exploration of... -
22
SYSU-OpenEdgeAI
A public account displaying works from SYSU-OpenEdgeAI Club
...Until 2020-12-27, we have already upload three projects: 1. ov_carplate.zip is a car plate recognition project based on Zedboard Zynq-7000. 2. mnist_hls.zip is a realization of Lenet for MNIST handwritten digit recognition using Vivado hls tool. 3. rapidlayout.zip is an end-to-end hard block placement and routing flow for systolic accelerators on FPGA, RapidLayout. It is the sourcecode of our paper:https://ieeexplore.ieee.org/document/9221566 . If you have any question about our projects, please leave reviews and contact us! -
23
UFBmod
#6 - Ultra-Fine-Business Modulation
#6 - Ultra-Fine-Business Modulation - Trying a new data modulation to compete with LoRa (R) -
24
FUI Audio DAC
FPGA-Based USB-Input Audio Digital to Analogue Converter
An open-hardware and -firmware project that implements a USB-input fully-digital class-D audio amplifier. All processing is done on FPGA, including the USB-physical, USB-SIE, HID interface, clock-recovery, bus voltage regulation, noise-shaping and PWM output. A Microchip PIC based remote control is also included. The remote maps to the media buttons of the USB HID interface. The volume control, next track, previous track, stop and play/pause functions are supported. -
25
pyrpl
PyRPL turns your Red Pitaya into a powerful analog feedback device.
The Red Pitaya is a commercial, affordable FPGA board with fast analog inputs and outputs. This makes it useful for quantum optics experiments, in particular as a digital feedback controller for analog systems. Based on the open source software provided by the board manufacturer, PyRPL (Python RedPitaya Lockbox) implements many devices that are needed for optics experiments with the Red Pitaya.