Open Source VHDL/Verilog Software for BSD
Sort By:
VHDL/Verilog Software for BSD
Browse free open source VHDL/Verilog Software for BSD and projects below. Use the toggles on the left to filter open source VHDL/Verilog Software for BSD by OS, license, language, programming language, and project status.
-
Gen AI apps are built with MongoDB AtlasMongoDB Atlas is the developer-friendly database used to build, scale, and run gen AI and LLM-powered apps—without needing a separate vector database. Atlas offers built-in vector search, global availability across 115+ regions, and flexible document modeling. Start building AI apps faster, all in one place.
-
Spidergap: Top Rated 360 Degree Feedback SoftwareWith an intuitive interface, Spidergap makes it easy to customize feedback assessments, generate clear reports, and guide employees toward impactful growth. But you’re not just getting software—you’re gaining a team of 360° Feedback Experts to support your strategy, planning, and ROI measurement. Whether you’re running large-scale leadership programs or one-off employee reviews, Spidergap ensures feedback leads to real results. With Spidergap, personal development has never been more effective.
-
1
Tools for FPGA development and IP cores. This project provides tools, cores and documentation to develope FPGA applications. The project focuses on VHDL.
-
2
PLP
Powerfull pre-processor
Powerful Verilog Preprocessor. PLP stands for Perl Pre-processor. Perl is used as "control language" that is embedded in the Verilog code (or any other code) to generate code on the fly. It is used commonly as a Verilog pre-processor but can be used with any target/output language (C, C++, Java, VHDL, plain text etc) -
3
SmGen
Verilog Finite State Machine (FSM) Code Generator
SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing -
4
This project is a collection of Open Source crypto cores and implementations relating to high speed cryptanalysis/cracking and complex implementations.
-
End-To-End Document Management SoftwareUnForm® is a platform-independent software product that creates, delivers, stores and retrieves graphically enhanced documents from ERP application printing. A complete, end-to-end document management solution, UnForm interfaces at the point of printing to produce documents in various formats for printing and electronic delivery.
- Previous
- You're on page 1
- Next