[go: up one dir, main page]

WO2018181663A1 - Dispositif d'affichage à cristaux liquides - Google Patents

Dispositif d'affichage à cristaux liquides Download PDF

Info

Publication number
WO2018181663A1
WO2018181663A1 PCT/JP2018/013116 JP2018013116W WO2018181663A1 WO 2018181663 A1 WO2018181663 A1 WO 2018181663A1 JP 2018013116 W JP2018013116 W JP 2018013116W WO 2018181663 A1 WO2018181663 A1 WO 2018181663A1
Authority
WO
WIPO (PCT)
Prior art keywords
bus line
gate
liquid crystal
display device
pixel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2018/013116
Other languages
English (en)
Japanese (ja)
Inventor
吉田　圭介
耕平 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Publication of WO2018181663A1 publication Critical patent/WO2018181663A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals

Definitions

  • the present invention relates to a liquid crystal display device, and more particularly, to a liquid crystal display device that performs writing to pixels of a plurality of colors through one source bus line.
  • Patent Document 1 is a horizontally long liquid crystal panel including a scanning line driving circuit arranged on the long side and a data line driving circuit arranged on the short side, along the data line.
  • a liquid crystal panel in which pixel regions are arranged in the order of RGB is disclosed.
  • the data line driving circuit converts the image data corresponding to each color of RGB into dot sequential image data, changes this to line sequential image data, and further converts the line sequential image data corresponding to each color to the line sequential image data.
  • serial-format image data is generated for each data line, and this is DA-converted to generate an image signal of each color.
  • pixel signals of each color can be supplied to the pixel areas of each color arranged in the order of RGB along the data line.
  • the conventional liquid crystal panel has a problem that the potential fluctuation of the source bus line (data line) is large and the power consumption becomes high. This problem is particularly noticeable when there are many monochrome display screens. That is, in the case of monochromatic display, only a specific color of RGB is bright and the other colors are dark, so that the potential difference between the image signals of each color is large. For example, assuming that the conventional liquid crystal panel is in a normally black mode and displaying a single green color on the liquid crystal panel, a high potential V H is applied to the G (green) pixel, and R (red) A low potential V L is applied to the pixels B and B (blue).
  • the potentials of the data lines are V L , V H , V L , V L , V H , V L , V L , As in V H , V L ..., It frequently changes between a high potential and a constant potential.
  • the data line is compared with the configuration in which only pixels of the same color are connected to one data line. Since the potential fluctuation frequency is tripled, the influence on power consumption is also increased.
  • an object of the present invention is to reduce power consumption in a liquid crystal display device that performs writing to pixels of a plurality of colors using a single source bus line.
  • the liquid crystal display device disclosed below is A plurality of gate bus lines, a plurality of source bus lines, a pixel transistor connected to the gate bus line and the source bus line, a pixel electrode connected to the pixel transistor, and a pixel electrode provided corresponding to the pixel electrode
  • a liquid crystal display device provided with a color filter A plurality of gate drivers for driving the gate bus lines;
  • a source driver for driving the source bus line, Pixel electrodes corresponding to a plurality of color filters are connected to one source bus line,
  • a single color pixel electrode is connected to each of the gate bus lines,
  • the plurality of gate drivers are provided in the same number or more as the number of colors of the color filter, Each of the plurality of gate drivers is connected only to a gate bus line to which a single color pixel electrode is connected, In one frame, the plurality of gate drivers sequentially drive the gate bus lines for each color.
  • FIG. 1 is a circuit diagram showing a schematic configuration of the liquid crystal display device according to the first embodiment.
  • FIG. 2 is a timing chart showing drive signals supplied from the gate driver to the gate bus lines.
  • FIG. 3 is a timing chart showing an example of a data signal supplied to the source bus line.
  • FIG. 4 is an explanatory diagram showing data written from the source driver to the source bus line.
  • FIG. 5 is a circuit diagram showing a schematic configuration of a modification of the liquid crystal display device according to the first embodiment.
  • FIG. 6 is a circuit diagram showing a schematic configuration of the liquid crystal display device according to the second embodiment.
  • FIG. 7 is a circuit diagram showing a schematic configuration of part of the pixel region in the liquid crystal display device according to the third embodiment.
  • FIG. 8 shows the polarity of the data signal applied to the pixel electrode from each source bus line in a certain frame in the configuration shown in FIG.
  • FIG. 9 shows the polarity of the data signal applied to the pixel electrode from each source bus line in the frame following the frame shown in FIG.
  • FIG. 10 is a circuit diagram showing a schematic configuration of part of a pixel region in the liquid crystal display device according to the fourth embodiment.
  • FIG. 11 shows the polarity of the data signal applied to the pixel electrode from each source bus line in a certain frame in the configuration shown in FIG.
  • FIG. 12 shows the polarity of the data signal applied to the pixel electrode from each source bus line in the frame next to the frame shown in FIG. FIG.
  • FIG. 13 is an explanatory diagram illustrating a region where no pixel transistor is arranged in the pixel region in the liquid crystal display device according to the fourth embodiment.
  • FIG. 14 is a circuit diagram showing a schematic configuration of part of a pixel region in a liquid crystal display device according to the fifth embodiment.
  • FIG. 15 shows the polarity of the data signal applied to the pixel electrode from each source bus line in a certain frame in the configuration shown in FIG.
  • FIG. 16 shows the polarity of the data signal applied to the pixel electrode from each source bus line in the frame next to the frame shown in FIG.
  • FIG. 17 is a timing chart showing an example of a data signal supplied to the source bus line.
  • the display device is: A plurality of gate bus lines, a plurality of source bus lines, a pixel transistor connected to the gate bus line and the source bus line, a pixel electrode connected to the pixel transistor, and a pixel electrode provided corresponding to the pixel electrode
  • a liquid crystal display device provided with a color filter
  • a plurality of gate drivers for driving the gate bus lines A source driver for driving the source bus line, Pixel electrodes corresponding to a plurality of color filters are connected to one source bus line, A single color pixel electrode is connected to each of the gate bus lines,
  • the plurality of gate drivers are provided in the same number or more as the number of colors of the color filter, Each of the plurality of gate drivers is connected only to a gate bus line to which a single color pixel electrode is connected, In one frame, the plurality of gate drivers sequentially drive the gate bus lines for each color.
  • the gate driver and the source driver may be formed outside or inside the display device.
  • the IC that contains these drivers Either directly connected to the display device or indirectly connected to the display device using a flexible substrate.
  • these drivers it is preferable to form the drivers at the same time in the display device creation process.
  • the source driver to the source bus line represents a gradation to be written to a single color pixel.
  • Data signals are supplied continuously. Therefore, the potential variation of the source bus line is reduced as compared with the case where data signals to be written to the pixels of a plurality of colors are supplied in the order of RGBRGB, for example. This effect is particularly noticeable when displaying a single color image. As a result, power consumption can be reduced in a liquid crystal display device that performs writing to pixels of a plurality of colors using one source bus line.
  • the liquid crystal display device is a configuration in which, in the liquid crystal display device according to the first configuration, the plurality of gate drivers are arranged outside a pixel region in which the pixel electrodes are arranged.
  • a liquid crystal display device is the liquid crystal display device according to the first configuration, wherein a switching element constituting at least a part of the plurality of gate drivers is arranged in a pixel region in which the pixel electrode is arranged. It is the structure which was made.
  • This configuration has advantages such as reducing the area of the frame region and increasing the degree of freedom in designing the external shape of the liquid crystal display device as compared with the configuration in which all the gate drivers are arranged in the frame region.
  • a liquid crystal display device is the liquid crystal display device according to any one of the first to third configurations, wherein the switching element includes a semiconductor film formed of an oxide semiconductor.
  • a liquid crystal display device is a configuration in which the plurality of color pixel electrodes include three colors of red, green, and blue in the liquid crystal display device according to any one of the first to fourth configurations. .
  • the liquid crystal display device is a configuration in which the plurality of pixel electrodes include four or more colors in the liquid crystal display device according to any one of the first to fourth configurations.
  • various pixel configurations such as RGBY, RGBW, or RGBWY can be employed.
  • a liquid crystal display device is the liquid crystal display device according to any one of the first to sixth configurations, wherein only one of the left and right sides of the source bus line is connected to one source bus line.
  • the pixel transistor and the pixel electrode are arranged.
  • a liquid crystal display device is the liquid crystal display device according to any one of the first to sixth configurations, wherein the pixel transistor and the pixel are arranged on the left and right of the source bus line with respect to one source bus line.
  • the electrodes are arranged at a predetermined period. According to this configuration, for example, when the liquid crystal display device is driven by source inversion, the same effect as that obtained when pseudo dot inversion driving (or inversion driving in units of several dots) is obtained can be obtained. Thereby, there is an advantage that flicker and crosstalk are suppressed.
  • the liquid crystal display device according to the ninth configuration is a configuration in which the liquid crystal display device according to any one of the first to eighth configurations is in a normally black mode.
  • the liquid crystal display device according to the tenth configuration is a configuration in which the liquid crystal display device according to any one of the first to eighth configurations is in a normally white mode.
  • a liquid crystal display device is the liquid crystal display device according to any one of the first to tenth configurations, wherein a gate bus line connected to a pixel electrode of one color among the plurality of gate drivers is provided. While the gate driver to be driven is operating, the other gate drivers are configured to pause. According to this configuration, power consumption can be further reduced by putting a gate driver that does not drive the gate bus line out of the plurality of gate drivers into a dormant state.
  • FIG. 1 is a circuit diagram showing a schematic configuration of the liquid crystal display device according to the present embodiment.
  • the liquid crystal display device 1 includes gate bus lines GL and source bus lines SL arranged in a matrix on a substrate (active matrix substrate).
  • the gate bus line GL extends along the X direction shown in FIG. 1
  • the source bus line SL extends along the Y direction.
  • a pixel transistor T is provided near the intersection of the gate bus line GL and the source bus line SL.
  • the pixel transistor T is, for example, a TFT (Thin-Film-Transistor).
  • the gate electrode of the pixel transistor T is connected to the gate bus line GL, the source electrode is connected to the source bus line SL, and the drain electrode is connected to the pixel electrode P.
  • the liquid crystal display device 1 of the present embodiment includes a color filter in which three colors of RGB are arranged in a stripe in the Y direction.
  • the pixel electrode P in the first row (the uppermost row in FIG. 1) functions as a pixel displaying red (R).
  • the pixel electrode P in the second row functions as a pixel that displays green (G).
  • the pixel electrode P in the third row functions as a pixel that displays blue (B).
  • RGB pixels are repeatedly arranged in the Y direction.
  • the gate lines GL to which the R pixel electrodes P are connected are denoted as GL (R1), GL (R2),... GL (Rn).
  • the gate line GL to which the G pixel electrode P is connected is denoted as GL (G1), GL (G2),..., GL (Gn)
  • the gate line GL to which the B pixel electrode P is connected is connected.
  • the gate lines GL (R1), GL (R2),..., GL (Rn) to which the R pixel electrode P is connected are described without distinguishing individual gate lines. These are collectively referred to as the gate line GL (R).
  • the source bus line SL is connected to the source driver 11.
  • the gate line GL (R) to which the R pixel electrode P is connected is connected to the R pixel gate driver 12R.
  • the gate line GL (G) to which the G pixel electrode P is connected is connected to the G pixel gate driver 12G.
  • the gate line GL (B) to which the B pixel electrode P is connected is connected to the B pixel gate driver 12B.
  • an area surrounded by a broken line 13 is a pixel area in which pixels are arranged and contributes to image display.
  • the source driver 11 and the gate drivers 12R, 12G, and 12B are arranged in a so-called frame area outside the pixel area 13.
  • FIG. 2 is a timing chart showing drive signals supplied from the gate drivers 12R, 12G, and 12B to the gate bus lines GL.
  • the selection pulse is sequentially supplied to (). Meanwhile, the gate drivers 12G and 12B are preferably stopped. Next, selection pulses are sequentially supplied from the gate driver 12G to the gate bus lines GL (G1), GL (G2),... GL (Gn). Meanwhile, it is preferable that the gate drivers 12R and 12B are stopped. Thereafter, selection pulses are sequentially supplied from the gate driver 12B to the gate bus lines GL (B1), GL (B2),... GL (Bn). Meanwhile, it is preferable that the gate drivers 12R and 12G are stopped.
  • FIG. 3 is a timing chart showing an example of a data signal supplied to the source bus line SL.
  • the example shown in FIG. 3 is a data signal when the liquid crystal display device 1 is configured as a normally black mode display device and displays an image of a single green color in the pixel region 13.
  • the red color is supplied from the source driver 11 to the source bus line SL while the selection pulse is sequentially supplied from the gate driver 12R to the gate bus line GL (R).
  • a low potential data signal corresponding to the gradation (zero gradation) to be displayed on the pixel is supplied.
  • the selection pulse is sequentially supplied from the gate driver 12G to the gate bus line GL (G)
  • the gray level (256 gray levels) displayed on the green pixel from the source driver 11 to the source bus line SL.
  • a corresponding high potential data signal is supplied.
  • inversion driving is performed to invert the voltage polarity of the source bus line SL every frame. For this reason, as shown in FIG. 3, in the next frame, a data signal having the same applied voltage as that of the previous frame but having an inverted polarity is supplied to the source bus line.
  • the potential fluctuation occurs in the source bus line SL when the color of the data signal is switched and when the polarity is inverted. Only. That is, in the present embodiment, one frame period is divided into three subframes, and in the first subframe, the gate bus lines GL (R) are sequentially selected by the gate driver 12R, while the source bus lines SL are A data signal corresponding to the gradation to be displayed on the red pixel is supplied. In the subsequent second sub-frame, the gate driver 12G sequentially selects the gate bus line GL (G), and supplies a data signal corresponding to the gradation to be displayed on the green pixel to the source bus line SL.
  • the gate driver 12B sequentially selects the gate bus line GL (B), and supplies a data signal corresponding to the gradation to be displayed on the blue pixel to the source bus line SL. Therefore, when displaying a single color image of any of the three colors RGB, during the one frame period, between the first subframe and the second subframe, the second subframe, and the second subframe. Only between the three subframes, the potential of the source bus line SL varies.
  • RGB pixels connected to one source bus line are selected pixel by pixel in the order of R, G, B, R, G, and B, Supply data signals. Therefore, for example, when displaying an image of one green color on the conventional liquid crystal panel, the potential of the red pixel (low potential), the potential of the green pixel (high potential), the blue pixel with respect to the source bus line Is repeatedly supplied in the selection cycle of the gate bus line GL. Therefore, the source bus line potential frequently fluctuates. Therefore, according to the liquid crystal display device 1 of the present embodiment, since the frequency of potential fluctuations in the source bus line SL is significantly reduced as compared with the conventional liquid crystal panel, power consumption can be reduced.
  • FIG. 4 is an explanatory diagram showing data to be written from the source driver 11 to the source bus line SL.
  • the input data signal is divided into data for each color component, and conversion from parallel data to serial data is performed. Thereby, as shown in FIG. 4, only the data signal corresponding to one color can be continuously written in each subframe.
  • the gate drivers 12R, 12G, and 12B may be distributed on both sides of the pixel region 13.
  • one set of gate drivers 12R, 12G, and 12B may be arranged on both sides of the pixel region 13. According to this configuration, the drive signal can be supplied from both sides of the gate bus line GL. Compared to the configuration in which the drive signal is supplied from one side of the gate bus line GL as shown in FIG. There is an advantage that signal rounding of the GL drive signal can be suppressed.
  • the gate driver 12 and the source driver 11 may be formed monolithically on a substrate on which pixels are formed (active matrix substrate), or as a form in which driver chips are mounted on the substrate (COG: ChipCon Glass). Also good. Or it is good also as a structure which mounted the driver chip on the flexible substrate. Alternatively, a driver chip may be mounted on another substrate and connected to the active matrix substrate via a flexible substrate.
  • the gate bus line GL (R) straddles the gate drivers 12G and 12B, the parasitic capacitance is larger than that of the gate bus line GL (G) and the gate bus line GL (B). Therefore, in order to balance the parasitic capacitance of the gate bus line GL, the gate bus line GL (G) and the gate bus line GL (B) are extended to the gate driver 12R side as shown in FIG. Similarly to the line GL (R), the gate driver 12R may be crossed.
  • the liquid crystal display device 1 is in the normally black mode.
  • the liquid crystal display device can be implemented as a normally white mode liquid crystal display device. The same applies to other embodiments described later.
  • the semiconductor material of the TFT used as a switching element of the pixel transistor and the gate driver and the formation process thereof there are no restrictions on the semiconductor material of the TFT used as a switching element of the pixel transistor and the gate driver and the formation process thereof, and any of amorphous silicon, polysilicon, oxide semiconductor, etc. It is also possible to use. However, it is most preferable to select a material and a process capable of forming a TFT small from the viewpoints of both yield and aperture ratio.
  • amorphous silicon Since amorphous silicon has low mobility, it is necessary to increase the width of the switching element. Since polysilicon has a large off-leakage current, it is necessary to lengthen the channel portion of the TFT or to arrange a plurality of TFTs in series.
  • an oxide semiconductor such as an In—Ga—Zn—O-based semiconductor has higher on-time mobility than amorphous silicon and off-state leakage current smaller than that of polysilicon, so that a TFT can be formed small.
  • a TFT including an oxide semiconductor film is preferably used.
  • the oxide semiconductor film may contain, for example, at least one metal element of In, Ga, and Zn.
  • the oxide semiconductor film includes an In—Ga—Zn—O-based semiconductor.
  • Such an oxide semiconductor film can be formed using an oxide semiconductor film containing an In—Ga—Zn—O-based semiconductor.
  • a channel-etch TFT having an active layer containing an In—Ga—Zn—O-based semiconductor may be referred to as a “CE-InGaZnO-TFT”.
  • the In—Ga—Zn—O-based semiconductor may be either amorphous or crystalline.
  • As the crystalline In—Ga—Zn—O-based semiconductor a crystalline In—Ga—Zn—O-based semiconductor in which the c-axis is oriented substantially perpendicular to the layer surface is preferable.
  • FIG. 6 is a circuit diagram showing a schematic configuration of the liquid crystal display device 2 according to the second embodiment. As shown in FIG. 6, the liquid crystal display device 2 is different from the first embodiment in that a gate driver 22 is disposed in the pixel region 13. In FIG. 6, the pixel transistor T, the pixel electrode P, and the source bus line SL are not shown, but these configurations are the same as those in FIG.
  • the switching elements constituting the gate driver 22 are distributed in the pixel region 13.
  • a wiring 24 for supplying a clock signal and a power signal to the gate driver 22 is also disposed in the pixel region 13.
  • both a circuit that supplies various signals to the wiring 24 and a circuit (source driver) that supplies a data signal to the source bus line SL are built in the driver 14.
  • the present invention is not limited to this configuration, and a circuit for supplying various signals to the wiring 24 may be provided separately from the source driver.
  • the gate driver 22 is preferably formed on the active matrix substrate simultaneously with the pixel transistor T and the like by a semiconductor process for forming the pixel transistor T and the like.
  • the driver 14 can also be formed simultaneously with the pixel transistor T and the gate driver 22.
  • one gate driver 22 is provided for one gate bus line GL. That is, the gate driver 22R1 is provided for the gate bus line GL (R1).
  • the switching element that constitutes the gate driver 22R1 that drives the gate bus line GL (R1) is disposed in the pixel region 13 between the gate bus line GL (R1) and the end of the pixel region 13.
  • the switching element constituting the gate driver 22R2 that drives the gate bus line GL (R2) is disposed between the gate bus line GL (R2) and the gate bus line GL (R1) in the pixel region 13. .
  • the gate bus line GL is driven as shown in FIG. 3 in the first embodiment. That is, one frame period is divided into three subframes.
  • the gate driver 22R sequentially selects the gate bus lines GL (R) and displays the red pixels on the source bus lines SL.
  • a data signal corresponding to the gradation to be supplied is supplied.
  • the gate driver 22G sequentially selects the gate bus line GL (G), and supplies a data signal corresponding to the gradation to be displayed on the green pixel to the source bus line SL.
  • the gate driver 22B sequentially selects the gate bus line GL (B), and supplies a data signal corresponding to the gradation to be displayed on the blue pixel to the source bus line SL. Therefore, also in the present embodiment, in the same manner as in the first embodiment, when displaying a single color image of any of the three colors RGB, the first subframe and the second are displayed in one frame period. The potential of the source bus line SL fluctuates only between the second subframe and between the second subframe and the third subframe.
  • FIG. 6 shows a configuration example in which one gate bus line GL is driven by one gate driver 22, but one gate bus line GL may be driven by a plurality of gate drivers 22.
  • two or more gate drivers 22R1 are provided for the gate bus line GL (R1), and the same drive signal (see FIG. 2) is applied to the gate bus line Gl (R1) from the plurality of gate drivers 22R1. . That is, particularly when the panel size is large, the display quality deterioration due to signal rounding on the gate bus line GL can be suppressed by providing the gate driver 22 at a plurality of locations on the gate bus line GL and supplying the same drive signal. There is an effect.
  • FIG. 6 illustrates a configuration in which all the gate drivers 22 are arranged in the pixel region 13. However, a configuration in which some gate drivers are arranged outside the pixel region 13 may be used.
  • the switching element constituting the gate driver 22 and formed in the pixel region 13 is formed of a TFT including an oxide semiconductor film.
  • the size of the TFT can be reduced, and a decrease in the aperture ratio due to the formation of the switching element in the pixel region 13 can be suppressed.
  • not only the switching element of the gate driver 22 but also the pixel transistor T is preferably formed of a TFT including an oxide semiconductor film.
  • the liquid crystal display device 3 according to the third embodiment differs from the first embodiment in the connection relationship between the pixel transistor T of each pixel and the source bus line SL.
  • the configurations of the gate bus line GL and the gate drivers 12R, 12G, and 12B are the same as those in the first embodiment.
  • FIG. 7 is a circuit diagram showing a schematic configuration of a part of the pixel region in the liquid crystal display device 3 according to the third embodiment. As shown in FIG. 7, in the liquid crystal display device 3, the source bus line SL to which the pixel electrode P and the pixel transistor T are connected is different for each pixel in the Y direction.
  • the pixel transistors T are alternately arranged on the left and right with respect to the source bus line SL. In comparison with this, in the first and second embodiments, the pixel transistors T are all arranged on the right side with respect to one source bus line SL.
  • the liquid crystal display device 3 performs source line inversion driving. That is, the polarity of the data signal applied to the source bus line SL is different for each adjacent source bus line, and the polarity is inverted every frame.
  • FIG. 8 shows the polarity of the data signal applied to the pixel electrode P from each source bus line SL in a certain frame in the configuration shown in FIG. In the figure, a positive data signal is applied to the pixel electrode P with a + symbol, and a negative data signal is applied to the pixel electrode P with a ⁇ symbol.
  • FIG. 9 shows the polarity of the data signal applied to the pixel electrode P from each source bus line SL in the frame next to the frame shown in FIG.
  • a pixel electrode P to which a positive data signal is applied and a pixel to which a negative data signal is applied As shown in FIGS. 8 and 9, in the liquid crystal display device 3, by performing source line inversion driving, a pixel electrode P to which a positive data signal is applied and a pixel to which a negative data signal is applied.
  • the electrodes P are alternately arranged vertically and horizontally. That is, the pixel transistors T are alternately arranged on the left and right sides with respect to the source bus line SL, and the source line inversion drive is performed, so that the polarity arrangement of the pixel electrode P is the same as that in the dot inversion drive.
  • one frame period is divided into three subframes, and in the first subframe, the gate bus lines GL (R) are sequentially connected by the gate driver 12R. While selecting, a data signal corresponding to the gradation to be displayed on the red pixel is supplied to the source bus line SL. In the subsequent second sub-frame, the gate driver 12G sequentially selects the gate bus line GL (G), and supplies a data signal corresponding to the gradation to be displayed on the green pixel to the source bus line SL.
  • the gate driver 12B sequentially selects the gate bus line GL (B), and supplies a data signal corresponding to the gradation to be displayed on the blue pixel to the source bus line SL. Therefore, when displaying a single color image of any of the three colors RGB, during the one frame period, between the first subframe and the second subframe, the second subframe, and the second subframe. Only between the three subframes, the potential of the source bus line SL varies. Therefore, similarly to the first embodiment, there is an effect that power consumption can be suppressed.
  • the liquid crystal display device 4 according to the fourth embodiment differs from the first embodiment in the connection relationship between the pixel transistor T of each pixel and the source bus line SL.
  • the configurations of the gate bus line GL and the gate drivers 12R, 12G, and 12B are the same as those in the first embodiment.
  • FIG. 10 is a circuit diagram showing a schematic configuration of part of the pixel region in the liquid crystal display device 4 according to the fourth embodiment.
  • the source bus line SL to which the pixel electrode P and the pixel transistor T are connected is different for each of the three RGB pixels in the Y direction. That is, when paying attention to one source bus line SL, the pixel electrodes P are alternately arranged on the left and right with respect to the source bus line SL for every three pixels of RGB.
  • the pixel transistors T are all arranged on the right side with respect to one source bus line SL.
  • the liquid crystal display device 4 performs source line inversion driving. That is, the polarity of the data signal applied to the source bus line SL is different for each adjacent source bus line, and the polarity is inverted every frame.
  • FIG. 11 shows the polarity of the data signal applied to the pixel electrode P from each source bus line SL in a certain frame in the configuration shown in FIG. In the figure, a positive data signal is applied to the pixel electrode P with a + symbol, and a negative data signal is applied to the pixel electrode P with a ⁇ symbol.
  • FIG. 12 shows the polarity of the data signal applied to the pixel electrode P from each source bus line SL in the frame next to the frame shown in FIG.
  • the liquid crystal display device 4 by performing source line inversion driving, three pixels of RGB to which a positive data signal is applied and a negative data signal are applied. Three pixels of RGB are alternately arranged vertically and horizontally. In other words, the pixel transistors T are alternately arranged on the right and left sides of the three RGB pixels with respect to the source bus line SL, and by performing source line inversion driving, the same polarity as in the case of performing dot inversion driving in units of RGB three pixels. Arrangement.
  • one frame period is divided into three subframes, and in the first subframe, the gate bus lines GL (R) are sequentially connected by the gate driver 12R. While selecting, a data signal corresponding to the gradation to be displayed on the red pixel is supplied to the source bus line SL. In the subsequent second sub-frame, the gate driver 12G sequentially selects the gate bus line GL (G), and supplies a data signal corresponding to the gradation to be displayed on the green pixel to the source bus line SL.
  • the gate driver 12B sequentially selects the gate bus line GL (B), and supplies a data signal corresponding to the gradation to be displayed on the blue pixel to the source bus line SL. Therefore, when displaying a single color image of any of the three colors RGB, during the one frame period, between the first subframe and the second subframe, the second subframe, and the second subframe. Only between the three subframes, the potential of the source bus line SL varies. Therefore, similarly to the first embodiment, there is an effect that power consumption can be suppressed.
  • the liquid crystal display device 5 according to the fifth embodiment differs from the first embodiment in the connection relationship between the pixel transistor T of each pixel and the source bus line SL.
  • the configurations of the gate bus line GL and the gate drivers 12R, 12G, and 12B are the same as those in the first embodiment.
  • FIG. 14 is a circuit diagram showing a schematic configuration of a part of a pixel region in the liquid crystal display device 5 according to the fifth embodiment.
  • the source bus line SL to which the pixel electrode P and the pixel transistor T are connected differs every two pixels in the Y direction. That is, when paying attention to one source bus line SL, the pixel electrodes P are alternately arranged on the left and right sides of the source bus line SL every two pixels.
  • the pixel transistors T are all arranged on the right side with respect to one source bus line SL.
  • the liquid crystal display device 5 performs source line inversion driving. That is, the polarity of the data signal applied to the source bus line SL is different for each adjacent source bus line, and the polarity is inverted every frame.
  • FIG. 15 shows the polarity of the data signal applied to the pixel electrode P from each source bus line SL in a certain frame in the configuration shown in FIG. In the figure, a positive data signal is applied to the pixel electrode P with a + symbol, and a negative data signal is applied to the pixel electrode P with a ⁇ symbol.
  • FIG. 16 shows the polarity of the data signal applied to the pixel electrode P from each source bus line SL in the frame next to the frame shown in FIG.
  • the liquid crystal display device 5 by performing source line inversion driving, two pixels to which a positive data signal is applied and two pixels to which a negative data signal is applied. Are alternately arranged vertically and horizontally.
  • the pixel transistors T are alternately arranged on the left and right of every two pixels with respect to the source bus line SL, and by performing source line inversion driving, the same polarity arrangement as in the case of performing dot inversion driving in units of two pixels is obtained.
  • one frame period is divided into three subframes, and in the first subframe, the gate bus lines GL (R) are sequentially connected by the gate driver 12R. While selecting, a data signal corresponding to the gradation to be displayed on the red pixel is supplied to the source bus line SL.
  • the gate driver 12G sequentially selects the gate bus line GL (G), and supplies a data signal corresponding to the gradation to be displayed on the green pixel to the source bus line SL.
  • the gate driver 12B sequentially selects the gate bus line GL (B), and supplies a data signal corresponding to the gradation to be displayed on the blue pixel to the source bus line SL.
  • the arrangement of the pixel electrode P with respect to the source bus line SL is different in the first embodiment.
  • the arrangement of the pixel electrode P with respect to the source bus line SL is changed. Even if they are different, the same effect can be obtained.
  • the pixel transistors T are arranged across two pixels along one source bus line SL. There are no areas. This region can be used as a region for arranging the components of the gate driver 22 described in the second embodiment. That is, there is an advantage that the degree of freedom of arrangement of the components of the gate driver 22 is increased.
  • the sixth embodiment is configured to perform dot inversion driving in the liquid crystal display device 1 according to the first embodiment.
  • one frame period is divided into three subframes.
  • gate bus lines GL (R) are sequentially selected by the gate driver 12R.
  • a data signal corresponding to the gradation to be displayed on the red pixel is supplied to the source bus line SL.
  • the gate driver 12G sequentially selects the gate bus line GL (G), and supplies a data signal corresponding to the gradation to be displayed on the green pixel to the source bus line SL.
  • the gate driver 12B sequentially selects the gate bus line GL (B), and supplies a data signal corresponding to the gradation to be displayed on the blue pixel to the source bus line SL.
  • the source driver 11 sends the data signal to the source bus line SL so that the data signals have opposite polarities in the pixel electrodes P adjacent in the vertical and horizontal directions among the red pixel electrodes P.
  • Supply In the second sub-frame, the data signal is supplied to the source bus line SL so that the data signals of the green pixel electrodes P adjacent to each other vertically and horizontally are opposite in polarity.
  • the data signal In the third sub-frame, the data signal is supplied to the source bus line SL so that the data signals have opposite polarities in the pixel electrodes P adjacent in the vertical and horizontal directions among the blue pixel electrodes P.
  • FIG. 17 is a timing chart showing an example of a data signal supplied to the source bus line SL. Note that the example shown in FIG. 17 is a data signal in the case where the liquid crystal display device 1 is configured as a normally black mode display device and displays an image of one green color in the pixel region 13.
  • the source driver 11 sends the source bus while the selection pulse is sequentially supplied from the gate driver 12R to the gate bus line GL (R) (the first subframe).
  • a low potential data signal corresponding to the gradation (zero gradation) displayed on the red pixel is supplied to the line SL while inverting the polarity for each pixel.
  • the selection pulse is sequentially supplied from the gate driver 12G to the gate bus line GL (G) (the second subframe)
  • the green pixel is displayed from the source driver 11 to the source bus line SL.
  • a high-potential data signal corresponding to the gradation (256 gradations) is supplied while inverting the polarity for each pixel.
  • a blue pixel is displayed from the source driver 11 to the source bus line SL.
  • a low potential data signal corresponding to the gradation (zero gradation) is supplied for each pixel while inverting the polarity.
  • the sub-frame (the first sub-frame and the second sub-frame) in which the zero gradation is written.
  • the potential fluctuation of the source driver SL is not so large.
  • RGB pixels connected to one source bus line are selected pixel by pixel in the order of R, G, B, R, G, and B, Supply data signals. Therefore, for example, when displaying an image of one green color on the conventional liquid crystal panel, the potential of the red pixel (low potential), the potential of the green pixel (high potential), the blue pixel with respect to the source bus line Is repeated in the selection cycle of the gate bus line GL and is supplied in a state where the polarity is inverted for each pixel by dot inversion driving. For this reason, the potential of the source bus line frequently fluctuates. Therefore, according to the liquid crystal display device of the present embodiment, the frequency of the potential fluctuation of the source bus line SL is greatly reduced as compared with the conventional liquid crystal panel, so that the power consumption can be reduced.
  • the display device according to the embodiment of the present invention has been described above.
  • the display device according to the present invention is not limited to the configuration of the above-described embodiment, and can be variously modified.
  • a liquid crystal display device including pixels of three colors of RGB is illustrated, but the color of the pixels is not limited to three colors of RGB.
  • a configuration including four or more pixels in which Y (yellow), W (white), or the like in addition to RGB is added may be used.
  • SYMBOLS 1 Liquid crystal display device, 11 ... Source driver, 12 ... Gate driver, 14 ... Driver, 22 ... Gate driver, SL ... Source bus line, GL ... Gate bus line, 13 ... Pixel region, T ... Pixel transistor, P ... Pixel electrode

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Optics & Photonics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Liquid Crystal (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

L'objectif de l'invention est de réduire la consommation d'énergie dans un dispositif d'affichage à cristaux liquides dans lequel l'écriture en pixels de couleurs multiples est effectuée par une ligne de bus de source. L'invention concerne un dispositif d'affichage à cristaux liquides (1) comprenant : de multiples pilotes de grille 12R 12G 12B permettant de commander des lignes de bus de grille GL ; et un circuit d'attaque de source (11) permettant de commander des lignes de bus de source SL, les électrodes de pixel P qui correspondent à des filtres de couleurs multiples (RVB) étant connectées à une ligne de bus de source SL. Les électrodes de pixel d'une seule couleur sont connectées à chacune des lignes de bus de grille GL. Les pilotes de grille 12R∙12G∙12B sont connectés respectivement aux lignes de bus de grille GL(R)∙GL(G)∙GL(B). Dans une trame, les pilotes de grille 12R∙12G∙12B commandent séquentiellement les lignes de bus de grille GL par couleur.
PCT/JP2018/013116 2017-03-30 2018-03-29 Dispositif d'affichage à cristaux liquides Ceased WO2018181663A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017068839 2017-03-30
JP2017-068839 2017-03-30

Publications (1)

Publication Number Publication Date
WO2018181663A1 true WO2018181663A1 (fr) 2018-10-04

Family

ID=63677656

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2018/013116 Ceased WO2018181663A1 (fr) 2017-03-30 2018-03-29 Dispositif d'affichage à cristaux liquides

Country Status (1)

Country Link
WO (1) WO2018181663A1 (fr)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005234057A (ja) * 2004-02-17 2005-09-02 Sharp Corp 画像表示装置
JP2007179017A (ja) * 2005-12-01 2007-07-12 Seiko Instruments Inc 画像表示装置、及び画像表示方法
JP2009003002A (ja) * 2007-06-19 2009-01-08 Toshiba Matsushita Display Technology Co Ltd 液晶表示パネル
JP2010033038A (ja) * 2008-06-30 2010-02-12 Nec Electronics Corp 表示パネル駆動方法及び表示装置
WO2014069529A1 (fr) * 2012-10-30 2014-05-08 シャープ株式会社 Substrat de matrice active, panneau d'affichage et dispositif d'affichage le comprenant

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005234057A (ja) * 2004-02-17 2005-09-02 Sharp Corp 画像表示装置
JP2007179017A (ja) * 2005-12-01 2007-07-12 Seiko Instruments Inc 画像表示装置、及び画像表示方法
JP2009003002A (ja) * 2007-06-19 2009-01-08 Toshiba Matsushita Display Technology Co Ltd 液晶表示パネル
JP2010033038A (ja) * 2008-06-30 2010-02-12 Nec Electronics Corp 表示パネル駆動方法及び表示装置
WO2014069529A1 (fr) * 2012-10-30 2014-05-08 シャープ株式会社 Substrat de matrice active, panneau d'affichage et dispositif d'affichage le comprenant

Similar Documents

Publication Publication Date Title
US8922603B2 (en) Multi-primary color display device
US8411016B2 (en) Scanning drive circuit and display device including the same
CN101414451B (zh) 驱动具有三栅式排列的液晶显示面板的方法
US9460674B2 (en) Display panel and driving method thereof, and display apparatus
US20100110114A1 (en) Liquid crystal display device and method of driving thereof
US20100315402A1 (en) Display panel driving method, gate driver, and display apparatus
US11011126B2 (en) Display device and display controller
KR101324553B1 (ko) 유기전계발광표시장치 및 그 구동방법
JP2009175468A (ja) 表示装置
CN106502019B (zh) 阵列基板、显示装置及其驱动方法
JP4331192B2 (ja) 液晶表示装置およびその駆動方法
CN107886885A (zh) 显示装置和子像素转换方法
CN113299236A (zh) 一种显示面板的驱动方法、装置和显示面板
US20060227628A1 (en) Display driver and display driving method
KR101067555B1 (ko) 액정표시장치
CN114627793A (zh) 阵列基板、显示面板及显示设备
KR20160096776A (ko) 표시 장치 및 이의 구동방법
JP2017049516A (ja) 液晶表示装置及び液晶表示方法
KR101958287B1 (ko) 표시장치 및 그 구동방법
KR100947771B1 (ko) 액정표시패널 및 그 구동장치
US8896635B2 (en) Display device
JP2017198914A (ja) 表示装置
KR101030535B1 (ko) 액정표시장치의 구동방법
WO2018181663A1 (fr) Dispositif d'affichage à cristaux liquides
JP7269139B2 (ja) 表示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18775364

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18775364

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP