[go: up one dir, main page]

WO2017154089A1 - Dispositif de commande - Google Patents

Dispositif de commande Download PDF

Info

Publication number
WO2017154089A1
WO2017154089A1 PCT/JP2016/057076 JP2016057076W WO2017154089A1 WO 2017154089 A1 WO2017154089 A1 WO 2017154089A1 JP 2016057076 W JP2016057076 W JP 2016057076W WO 2017154089 A1 WO2017154089 A1 WO 2017154089A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
electrode
capacitor
scan
screen
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2016/057076
Other languages
English (en)
Japanese (ja)
Inventor
圭介 岩脇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pioneer Corp
Original Assignee
Pioneer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pioneer Corp filed Critical Pioneer Corp
Priority to PCT/JP2016/057076 priority Critical patent/WO2017154089A1/fr
Publication of WO2017154089A1 publication Critical patent/WO2017154089A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03B—APPARATUS OR ARRANGEMENTS FOR TAKING PHOTOGRAPHS OR FOR PROJECTING OR VIEWING THEM; APPARATUS OR ARRANGEMENTS EMPLOYING ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ACCESSORIES THEREFOR
    • G03B21/00—Projectors or projection-type viewers; Accessories therefor
    • G03B21/54—Accessories
    • G03B21/56—Projection screens
    • G03B21/60—Projection screens characterised by the nature of the surface
    • G03B21/62—Translucent screens
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals

Definitions

  • the present invention relates to a driving device for driving a display unit.
  • Patent Document 1 discloses a display device that displays an image projected from a projector or the like when a transparent body such as glass is used as a screen and the screen is in a scattering state.
  • the output stage of the common electrode drive circuit includes a plurality of sub output stages each capable of outputting a voltage to the common electrode, and the common electrode potential of each polarity. It is described that each supply period is divided into a plurality of partial periods and a voltage is supplied to the common electrode.
  • the common electrode is shared, but a plurality of scan electrodes may be provided.
  • the method of Patent Document 2 has a problem that the circuit on the scan electrode side becomes complicated and the circuit scale increases.
  • an object of the present invention is to provide a drive device that can reduce, for example, radiated noise and can prevent an image display from being affected.
  • a first control circuit is connected between the second control circuit in which the output impedance is larger than before and after the change, and the first drive circuit that drives the first control circuit and the first control circuit.
  • a constant circuit wherein the first time constant circuit and the second electrode are connected by wiring.
  • FIG. 2 is a circuit diagram of the driving device shown in FIG. 1.
  • FIG. 4 is a timing chart of driving waveforms by the circuit shown in FIG. 3.
  • FIG. 5 is a timing chart showing the internal operation of part A and part B in FIG. 4.
  • FIG. 5 is an explanatory diagram showing a current flowing through a scan drive circuit during a portion A in FIG. 4. 4 is a comparison of simulation results between the circuit shown in FIG. 3 and a conventional circuit.
  • FIG. FIG. 2 is a circuit diagram of the driving device shown in FIG. 1.
  • FIG. 9 is a circuit diagram of the driving device shown in FIG. 8. It is a timing chart of the drive waveform by the circuit shown in FIG. It is the schematic block diagram which showed the structural example of the other screen which can utilize the circuit shown by FIG.
  • FIG. 13 is a schematic cross-sectional view of the screen shown in FIG. 12. It is a circuit diagram of the drive device in the case of a screen in a normal mode. It is a timing chart of the drive waveform by the circuit shown in FIG. It is typical sectional drawing which showed the structural example of the screen provided with the touch panel.
  • a driving apparatus periodically changes a voltage applied to a second electrode of the display unit, a first control circuit that controls a voltage applied to the first electrode of the display unit, A second control circuit in which the output impedance at the time of change is greater than before and after the change, and a first time constant electrically connected between the first drive circuit and the first control circuit for driving the first control circuit And a circuit.
  • the first time constant circuit and the second electrode are connected by wiring.
  • the scan electrode (first electrode) also changes gradually by the first time constant circuit under the influence of the change of the common electrode.
  • the common electrode does not change at the timing of changing to the scattering state, the first time constant circuit does not act and the scan electrode can be changed sharply. Therefore, it is possible to reduce the radiation noise during the common inversion driving and not to affect the video display.
  • the first time constant circuit and the second electrode are connected by wiring, the voltage change time on the common side and the voltage change time on the scan side can be made equal when the common is inverted. Therefore, it is possible to prevent the liquid crystal from being erroneously scattered due to a potential difference between the two electrodes during common inversion.
  • the first control circuit is a push-pull circuit composed of two transistors, and the first time constant circuit includes a capacitor connected between the gate of the transistor and the second electrode, the capacitor and the first You may be comprised by the resistor connected between drive circuits.
  • the common electrode second electrode
  • the common electrode changes, so that the input capacitance of the gate of the transistor constituting the push-pull circuit is apparently increased, and the switching of the transistor is delayed. Can do.
  • the common electrode does not change, the input capacitance of the gate of the transistor does not increase apparently, so that a steep change can be made.
  • a second drive circuit for driving the second control circuit and a second time constant circuit connected between the second control circuit may be provided. By doing so, the common electrode can be gradually changed by the second time constant circuit.
  • the second control circuit includes a push-pull circuit composed of two transistors.
  • the second time constant circuit has one side connected to the second electrode and the drain or source of the transistor, and the other side connected to the gate of the transistor. And a resistor connected between the gate and the second drive circuit.
  • the apparent capacitance of the gate can also be increased on the second electrode (common electrode) side, and the switching of the transistors can be delayed.
  • the circuit configuration can be made substantially the same as that of the first electrode (scan electrode) side, and the circuit design can be facilitated.
  • a plurality of first control circuits may be provided, and a plurality of first time constant circuits may be provided corresponding to the first control circuit.
  • the plurality of first time constant circuits may be connected to the second electrode by a common wiring. By doing in this way, the circuit connected to the second electrode can be reduced and the circuit can be simplified.
  • a display device 100 including a driving device according to a first embodiment of the present invention will be described with reference to FIGS.
  • the display device 100 includes a screen 1, a common drive circuit 2, a scan drive circuit 3, a drive control circuit 4, and a projector 5.
  • the screen 1 may be any screen that can change the optical state by voltage application and can be driven by common inversion driving.
  • the scattering state is an image state
  • the screen 1 may be, for example, a light control screen that uses a liquid crystal material and changes a scattering state and a transparent transmission state in which scattering of incident light is small.
  • Examples of the light control screen include a screen using a liquid crystal element such as a polymer dispersed liquid crystal.
  • FIG. 2 shows a schematic cross-sectional view of the screen 1 capable of controlling the optical state.
  • the screen 1 shown in FIG. 2 has an optical layer 15 in which a composite material containing liquid crystal is sandwiched between a pair of transparent glass plates 11 and 12.
  • a common electrode 13 is formed on the entire surface of one glass plate 11 on the optical layer 15 side.
  • a scan electrode 14 is formed on the entire surface of the other glass plate 12 on the optical layer 15 side.
  • An intermediate layer made of an insulator may be formed between the electrodes 13 and 14 and the optical layer 15.
  • the common electrode 13 and the scan electrode 14 are formed as transparent electrodes by using, for example, ITO (indium tin oxide).
  • the optical layer 15 is disposed between the common electrode 13 and the scan electrode 14.
  • a voltage is applied to the screen 1 so that a potential difference is generated between the scan electrode 14 as the first electrode and the common electrode 13 as the second electrode.
  • the optical state in the optical layer 15 changes depending on the voltage applied to the common electrode 13 and the scan electrode 14.
  • the screen 1 is classified into a reverse mode and a normal mode according to a state when a voltage is applied so as to generate a potential difference.
  • the screen 1 operating in the reverse mode is in a transparent transmissive state in a normal state where no voltage is applied. When a voltage is applied, it becomes a scattering state with a scattering rate of parallel rays according to the applied voltage.
  • the screen operating in the normal mode the screen 1 is in a scattering state in a normal state where no voltage is applied.
  • a transparent transmission state with parallel light transmittance corresponding to the applied voltage is obtained.
  • a predetermined scattering state corresponds to an image state
  • a transparent transmission state having a higher parallel light transmittance corresponds to a non-image state.
  • the reverse mode will be described.
  • the common drive circuit 2 applies a predetermined voltage to the common electrode 13 based on the control of the drive control circuit 4. Details will be described later.
  • the scan drive circuit 3 applies a predetermined voltage to the scan electrode 14 based on the control of the drive control circuit 4. Details will be described later.
  • the drive control circuit 4 controls the common drive circuit 2 and the scan drive circuit 3 so that the screen 1 is switched to the scattering state in accordance with the projection timing of the projector 5.
  • the drive control circuit 4 acquires an image periodic signal such as a vertical synchronization signal from the projector 5 by, for example, a wireless signal, and performs synchronization control between the screen 1 and the projector 5.
  • Projector 5 projects image light when screen 1 is in a scattering state.
  • the projector 5 can use a transmissive or reflective liquid crystal light valve that sequentially shifts the black state (state in which no projection light is emitted) on the screen 1 during the scanning period, but other elements may be used.
  • the projector 5 may perform raster scanning in a video scanning cycle and project video light (image light) on the display surface of the screen 1 in a dot sequential manner. That is, video light is projected intermittently at a predetermined cycle.
  • a laser projector that reflects and shakes the irradiation direction of the intensity-modulated light beam with a movable mirror can be used.
  • the projector 5 only needs to be able to project video light modulated by video information (image information) onto the screen 1.
  • video information is obtained from a video signal input to the projector 5.
  • Video signals include, for example, NTSC (National Television Standards Committee), analog video signals such as PAL (Phase Alternation by Line), MPEG-TS (Moving Picture Experts Group-Transport Stream) format, HDV (High -There are video signals in digital format such as Definition (Video) format.
  • the projector 5 may receive not only a moving image video signal but also a still image video signal such as JPEG (Joint Photographic Experts Group). In this case, the projector 5 may scan the screen 1 repeatedly with the same video light for displaying a still image.
  • FIG. 3 shows a circuit example of the common drive circuit 2 and the scan drive circuit 3 according to this embodiment.
  • the common drive circuit 2 and the scan drive circuit 3 constitute a drive device 10 according to this embodiment.
  • the common drive circuit 2 includes FETs 21 and 22, resistors 23 and 24, capacitors 25 and 26, and a gate driver 27.
  • the FET 21 is a P-channel FET (Field-Effect-Transistor), the source is connected to the power supply Vb, the drain is the drain of the FET 22, one side of the capacitor 26, the other side of the capacitor 25, and the common electrode 13 of the liquid crystal element (screen 1).
  • the scan drive circuit 3 is connected to one side of the capacitor 36 and the other side of the capacitor 35, and the gate is connected to one side of the resistor 23 and one side of the capacitor 25.
  • the FET 22 is an N-channel FET, the source is grounded, and the drain is the drain of the FET 21, one side of the capacitor 26, the other side of the capacitor 25, the common electrode 13 of the liquid crystal element, and one side of the capacitor 36 of the scan drive circuit 3.
  • the other side of the capacitor 35 is connected, and the gate is connected to one side of the resistor 24 and the other side of the capacitor 26.
  • the resistor 23 has one side connected to the gate of the FET 21 and one side of the capacitor 25, and the other side connected to the gate driver 27.
  • the resistor 24 has one side connected to the gate of the FET 22 and the other side of the capacitor 26, and the other side connected to the gate driver 27.
  • the capacitor 25 has one side connected to the gate of the FET 21 and one side of the resistor 23, and the other side connected to one side of the capacitor 26, the drain of the FET 21, the drain of the FET 22, one side of the capacitor 36 of the scan drive circuit 3, and the other side of the capacitor 35. Connected to the side.
  • the capacitor 26 has one side connected to the other side of the capacitor 25, the drain of the FET 21, the drain of the FET 22, one side of the capacitor 36 of the scan drive circuit 3, and the other side of the capacitor 35, and the other side to one of the gate of the FET 22 and one of the resistors 23. Connected to the side.
  • the gate driver 27 is a driver circuit that outputs a drive signal for the common electrode 13 under the control of the drive control circuit 4.
  • the FET 21 and the FET 22 are push-pull circuits composed of two transistors and function as a second control circuit.
  • the gate driver 27 functions as a second drive circuit that drives the second control circuit, and includes a time constant circuit including a resistor 23 and a capacitor 25, a time constant circuit including a resistor 24 and a capacitor 26, Functions as a second time constant circuit.
  • the scan drive circuit 3 includes FETs 31 and 32, resistors 33 and 34, capacitors 35 and 36, and a gate driver 37.
  • the FET 31 is a P-channel FET, the source is connected to the power supply Vb, the drain is connected to the drain of the FET 32 and the scan electrode 14 of the liquid crystal element, and the gate is connected to one side of the resistor 33 and one side of the capacitor 35. Yes.
  • the FET 32 is an N-channel FET, the source is grounded, the drain is connected to the drain of the FET 31 and the scan electrode 14 of the liquid crystal element, and the gate is connected to one side of the resistor 34 and the other side of the capacitor 36.
  • the resistor 33 has one side connected to the gate of the FET 31 and one side of the capacitor 35, and the other side connected to the gate driver 37.
  • the resistor 34 has one side connected to the gate of the FET 32 and the other side of the capacitor 36, and the other side connected to the gate driver 37.
  • the capacitor 35 has one side connected to the gate of the FET 31 and one side of the resistor 33, and the other side connected to one side of the capacitor 36 and the common electrode 13. That is, the capacitor 35 is also connected to the drain of the FET 21 of the common drive circuit 2, the drain of the FET 22, the other side of the capacitor 25, and one side of the capacitor 26.
  • the capacitor 36 has one side connected to the other side of the capacitor 35 and the common electrode 13, and the other side connected to the gate of the FET 32 and one side of the resistor 34. That is, the capacitor 36 is also connected to the drain of the FET 21, the drain of the FET 22, the other side of the capacitor 25, and one side of the capacitor 26 of the common drive circuit 2.
  • the gate driver 37 is a driver circuit that outputs a drive signal for the scan electrode 14 under the control of the drive control circuit 4.
  • the FET 31 and the FET 32 are push-pull circuits composed of two transistors and function as a first control circuit.
  • the gate driver 37 functions as a first drive circuit that drives the first control circuit, and includes a time constant circuit including a resistor 33 and a capacitor 35, a time constant circuit including a resistor 34 and a capacitor 36, Functions as a first time constant circuit. Further, the first time constant circuit and the common electrode 13 are directly connected by wiring.
  • FIG. 4 is a timing chart showing drive waveforms of the common electrode 13 and the scan electrode 14 shown in FIG.
  • the common electrode 13 is changed to, for example, Vb volt and 0 volt at a constant period, for example, every frame by the common inversion driving.
  • the scan electrode 14 applies a pulsed voltage so that a potential difference from the common electrode 13 is generated at the timing of the scattering state.
  • FIG. 5A shows a timing chart of the internal operations of the common drive circuit 2 and the scan drive circuit 3 in the portion A of FIG. 4, and the timings of the internal operations of the common drive circuit 2 and the scan drive circuit 3 in the portion B of FIG. The chart is shown in FIG.
  • the common drive circuit 2 side will be described.
  • the common Lo gate signal (the gate control signal of the FET 22) output from the gate driver 27 is set to the Hi level in order to turn on the FET 22. Then, a current flows in the direction of the resistor 24 that charges the gate capacitance of the FET 22 and the gate and source of the FET 22.
  • the gate voltage of the FET 22 exceeds the threshold voltage
  • the drain voltage of the FET 22 the potential of the common electrode 13 starts to gradually decrease, and the current for charging the capacitor 26 increases.
  • the apparent capacity of the capacitor 26 increases, the charge current of the gate capacity decreases, and the FET 22 is turned on later (FETs 22VGS and VGS are gate-source voltages). Therefore, the voltage change of the common electrode 13 becomes slow (dV / dt becomes low). That is, in the common drive circuit 2, the output impedance when the common voltage changes is larger than before and after the change.
  • the scan drive circuit 3 side will be described.
  • the common Lo gate signal output from the gate driver 27 becomes Hi level, and at the same time, the scan Lo gate signal output from the gate driver 37 also becomes Hi level.
  • a current (see FIG. 6A) flowing through the gate capacitance of the FET 32 flows and tries to turn on the FET 32.
  • the common electrode 13 falls at the same time as the scan Lo gate signal becomes Hi level, the current passes through the capacitor 36.
  • the current flowing through the common electrode 13 increases. In other words, the apparent capacitance of the capacitor 36 is increased, thereby reducing the current flowing through the gate capacitance of the FET 32 and turning on the FET 32 (FET 32VGS). Therefore, the voltage change of the scan electrode 14 is also delayed. Therefore, as shown in FIG. 4 and FIG. 5, the voltage change becomes gentle (dV / dt becomes low) in both the common electrode 13 and the scan electrode 14.
  • portion B in FIG. 4 will be described with reference to FIG.
  • the voltage of the common electrode 13 is constant. Therefore, since there is no increase in the current flowing through the capacitor 36 to the common electrode 13, the gate capacitance of the FET 32 is charged at a high speed, and the voltage change of the scan electrode 14 is fast. That is, the change in the voltage of the scan electrode 14 becomes steep.
  • Fig. 7 shows the simulation results of the circuit shown in Fig. 3 and the conventional circuit.
  • 7 is a simulation result of a circuit without a time constant circuit using a conventional capacitor or resistor
  • a countermeasure is a simulation result of the circuit shown in FIG.
  • the capacitive coupling noise in FIG. 7 is a waveform of noise corresponding to a change in the common voltage and the scan voltage
  • the capacitive coupling noise (FFT) is a waveform of capacitive coupling noise in the period of one cycle of the waveform of the common electrode 13 (Fast Fourier Transform). )
  • FFT capacitive coupling noise
  • the scan drive circuit 3 that controls the voltage applied to the scan electrode 14 of the screen 1 and the voltage applied to the common electrode 13 of the screen 1 are periodically changed, and the output impedance at the time of change is And a common drive circuit 2 that is larger than before and after the change.
  • the scan drive circuit 3 includes a push-pull circuit in which the drains of two FETs are connected to each other, and further includes a gate driver 37 that drives the push-pull circuit, and a capacitor that is connected between the push-pull circuit and the gate driver 37. And a time constant circuit composed of a capacitor 36 and a resistor 34.
  • the time constant circuit composed of the capacitor 35 and the resistor 33 and the time constant circuit composed of the capacitor 36 and the resistor 34 are directly connected to the common electrode 13 by wiring.
  • the scan electrode 14 is gradually changed by the time constant circuit under the influence of the change of the common electrode 13.
  • the common electrode 13 does not change at the timing of changing to the scattering state, the time constant circuit does not act and the scan electrode 14 can be changed sharply. Therefore, it is possible to reduce the radiation noise during the common inversion driving and not to affect the video display.
  • the time constant circuit composed of the capacitor 35 and the resistor 33 and the time constant circuit composed of the capacitor 36 and the resistor 34 are directly connected to the common electrode 13, the voltage change time (dV / dt) and the voltage change time (dV / dt) on the scan side can be made equal. Therefore, it is possible to prevent the liquid crystal from being erroneously scattered due to a potential difference between the two electrodes during common inversion.
  • the time constant circuit includes capacitors 35 and 36 connected between the gate of the FET and the common electrode, and a resistor 33 connected between the capacitor 35 and the gate driver 37, and between the capacitor 36 and the gate driver 37. And a resistor 34 connected to the.
  • the common drive circuit 2 includes a push-pull circuit in which the drains of two FETs are connected to each other, and includes a gate driver 27, a capacitor 25 connected between the push-pull circuit and the gate driver 27, and a resistor 23. And a time constant circuit including a capacitor 26 and a resistor 24.
  • the time constant circuit is connected between the capacitors 25 and 26 connected between the gate and drain of the FET, the resistor 23 connected between the capacitor 25 and the gate driver 27, and the capacitor 26 and the gate driver 27. And a resistor 24.
  • the common electrode 13 can be gradually changed by the second time constant circuit, and the common electrode 13 side can have substantially the same circuit configuration as the scan electrode 14 side. Can be easily.
  • a display device according to a second embodiment of the present invention will be described with reference to FIGS.
  • the same parts as those in the first embodiment described above are denoted by the same reference numerals and description thereof is omitted.
  • This embodiment is different in that the screen is a screen 1A divided into a plurality of areas as shown in FIGS. Accordingly, the scan drive circuit 3A has n of the first scan drive circuit 301 to the nth scan drive circuit 30n (n is the number of divisions), and the common drive circuit 2 and the scan drive circuit 3A are used in this embodiment. 10A of drive devices concerning this are comprised.
  • the common electrode 13 is formed on the entire surface as in the first embodiment.
  • the scan electrode 14 is divided into a plurality of parts, and each of the divided scan electrodes is provided on the screen 1A.
  • the first scan drive circuit 301 to the nth scan drive circuit 30n are connected.
  • FIG. 10 shows a circuit diagram of the common drive circuit 2 and the scan drive circuit 3A according to the present embodiment.
  • FIG. 10 shows an example in which the screen 1A is divided into four parts.
  • the first scan drive circuit 301 includes FETs 31a and 32a, resistors 33a and 34a, capacitors 35a and 36a, and a gate driver 37a.
  • the second scan drive circuit 302 includes FETs 31b and 32b, resistors 33b and 34b, capacitors 35b and 36b, and a gate driver 37b.
  • the third scan drive circuit 303 includes FETs 31c and 32c, resistors 33c and 34c, capacitors 35c and 36c, and a gate driver 37c.
  • the fourth scan drive circuit 304 includes FETs 31d and 32d, resistors 33d and 34d, capacitors 35d and 36d, and a gate driver 37d.
  • the circuit configuration of these scan drive circuits is the same as that of the first embodiment. That is, a plurality of first control circuits are provided, and a plurality of first time constant circuits are provided corresponding to the first control circuits.
  • the drain of the FET of each scan drive circuit is connected to the scan electrode in the corresponding region. Further, the other end side of the capacitor 35 a and one end side of the capacitor 36 a are connected to the common electrode 13. The other end side of the capacitor 35b and one end side of the capacitor 36b, the other end side of the capacitor 35b and one end side of the capacitor 36b, the other end side of the capacitor 35b, and one end side of the capacitor 36b are also connected to the common electrode 13 in the same manner.
  • the wiring that connects the common electrode 13 and each scan drive circuit is a common wiring.
  • FIG. 11 shows a timing chart of operations of the common drive circuit 2 and the scan drive circuit 3A according to the present embodiment.
  • the screen 1A By configuring the screen 1A as in the present embodiment, it is possible to switch between the scattering state and the transmission state for each divided region. Further, as shown in FIG. 11, by shifting the voltage waveform applied to each of the first scan electrode, the second scan electrode, and the third scan electrode, the portion irradiated with the image light about the screen 1A is The video state is maintained. Thereby, the image light that scans the screen 1A is scattered by the screen 1A in the scattering state. On the other hand, the portion of the screen 1A that is not irradiated with the image light is controlled to a non-image state. Each divided region is controlled to a transparent transmission state in a non-video state during most periods when scanning with video light is not performed. Therefore, the see-through characteristic of the screen 1A can be obtained while maintaining the visibility of the image during the projection period of the image light.
  • FIG. 8 etc. demonstrated the example in which one screen is divided
  • the screen 1B shown in FIG. 12 has three screens stacked as shown in FIG.
  • the screen 1B includes a first screen having an optical layer 15a between the common electrode 13a and the scan electrode 14a, a second screen having an optical layer 15b between the common electrode 13b and the scan electrode 14b, and a common electrode 13c.
  • a third screen having an optical layer 15c is formed between the scan electrode 14c.
  • the first screen is sandwiched between the transparent glass plate 12 and the transparent glass plate 16, the second screen is sandwiched between the glass plate 16 and the transparent glass plate 17, and the third screen is the glass plate 17 and the transparent glass plate. 11. That is, in the screen 1B, three screens are formed between the glass plates 11 and 12, and the screens are arranged with the glass plates 16 and 17 spaced apart.
  • the first scan drive circuit 301 to the third scan drive circuit 303 (in the case of FIG. 12, the screen 1B has three layers so that there are three) are the scan electrodes of each screen. It is connected to the.
  • the circuit configuration is the same as in FIG. 10 (however, there are three scan drive circuits).
  • a plurality of scan drive circuits are provided, and each scan drive circuit is provided with a time constant circuit corresponding to a push-pull circuit.
  • the reverse mode liquid crystal screen has been described.
  • the normal mode may be used.
  • a circuit diagram in the normal mode is shown in FIG. In FIG. 14, the channel of the FET of the scan drive circuit 3 is changed. That is, the FET 31 that is a P-channel FET becomes an N-channel FET 31N, and the FET 32 that is an N-channel FET becomes a P-channel FET 32N.
  • the FET 31N has a drain connected to the power supply Vb and a source connected to the source of the FET 32N.
  • the FET 32N has a drain grounded and a source connected to the source of the FET 31N.
  • FIG. 15 shows an example of drive waveforms in the circuit of FIG. In the normal mode, since there is a scattering state when there is no potential difference between the common electrode 13 and the scan electrode 14, a pulsed waveform as shown in FIG. To do.
  • FIG. 16 shows an example in which a touch panel 18 is provided on the common electrode 13 side.
  • the capacitor is described as an independent element, but the parasitic capacitance of the transistor may be used.
  • the common drive circuit 2 may be configured as described in Patent Document 2 instead of the time constant circuit including a capacitor and a resistor as illustrated. In short, any configuration may be used as long as the common electrode 13 is gradually changed.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Optics & Photonics (AREA)
  • Mathematical Physics (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

L'invention concerne un dispositif de commande qui comprend un circuit de commande de balayage (3) pour commander la tension appliquée à une électrode de balayage d'un écran, et un circuit de commande commun (2) pour modifier périodiquement la tension appliquée à une électrode commune de l'écran et modifier également progressivement la tension appliquée. Le circuit de commande de balayage (3) comprend un circuit à montage symétrique dans lequel des drains de deux transistors à effet de champ (FET) (31, 32) sont connectés, et un élément de commande de grille (37) pour commander le circuit à montage symétrique, et comprend en outre un circuit à constante de temps comprenant des condensateurs (35, 36) et des résistances (33, 34), le circuit à constante de temps étant connecté entre le circuit à montage symétrique et l'élément de commande de grille (37). Le circuit à constante de temps et l'électrode commune sont également connectés par câblage.
PCT/JP2016/057076 2016-03-08 2016-03-08 Dispositif de commande Ceased WO2017154089A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2016/057076 WO2017154089A1 (fr) 2016-03-08 2016-03-08 Dispositif de commande

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2016/057076 WO2017154089A1 (fr) 2016-03-08 2016-03-08 Dispositif de commande

Publications (1)

Publication Number Publication Date
WO2017154089A1 true WO2017154089A1 (fr) 2017-09-14

Family

ID=59790157

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2016/057076 Ceased WO2017154089A1 (fr) 2016-03-08 2016-03-08 Dispositif de commande

Country Status (1)

Country Link
WO (1) WO2017154089A1 (fr)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10239662A (ja) * 1997-03-03 1998-09-11 Toshiba Corp 液晶表示装置
WO2015045067A1 (fr) * 2013-09-26 2015-04-02 パイオニア株式会社 Dispositif d'affichage et procédé de commande pour dispositif d'affichage
WO2015132908A1 (fr) * 2014-03-05 2015-09-11 パイオニア株式会社 Dispositif de commande d'affichage

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10239662A (ja) * 1997-03-03 1998-09-11 Toshiba Corp 液晶表示装置
WO2015045067A1 (fr) * 2013-09-26 2015-04-02 パイオニア株式会社 Dispositif d'affichage et procédé de commande pour dispositif d'affichage
WO2015132908A1 (fr) * 2014-03-05 2015-09-11 パイオニア株式会社 Dispositif de commande d'affichage

Similar Documents

Publication Publication Date Title
CN100555393C (zh) 用于驱动显示光学装置的设备和方法
JP3680795B2 (ja) 電気光学装置の駆動方法、駆動回路及び電気光学装置並びに電子機器
KR101534191B1 (ko) 디스플레이 장치 및 그 구동 방법
JP6102066B2 (ja) 走査線駆動回路，電子光学装置および電子機器
JP3613180B2 (ja) 電気光学装置の駆動方法、駆動回路及び電気光学装置並びに電子機器
US20220005430A1 (en) Phase modulator and phase modulation method
KR20050009180A (ko) 전기 광학 장치와 그 구동 방법, 투사형 표시 장치, 및전자기기
US20080036724A1 (en) Image display device
JP4307474B2 (ja) 表示装置
US20070285383A1 (en) Electro-optical device, method for driving electro-optical device, and electronic apparatus
JP2012132975A (ja) 電気光学装置、電気光学装置の駆動方法および電子機器
JP5515465B2 (ja) 液晶表示装置
WO2017154089A1 (fr) Dispositif de commande
TW201409444A (zh) 電子紙顯示裝置、顯示裝置及其驅動方法
JPWO2014033807A1 (ja) 表示装置および表示装置の駆動方法
JP6446933B2 (ja) 電気光学装置、電気光学装置の制御方法、及び電子機器
KR20040062048A (ko) 액정표시장치
JP6372137B2 (ja) 電気光学装置、電気光学装置の制御方法、及び、電子機器
JPH07199867A (ja) アクティブマトリクス型液晶表示装置の駆動法
JPH09292597A (ja) 液晶表示装置
JP2024148175A (ja) 表示装置および表示装置の駆動方法
JP3931909B2 (ja) 電気光学装置の駆動方法、駆動回路及び電気光学装置並びに電子機器
JP2006308982A (ja) 表示装置
KR101651295B1 (ko) 액티브 매트릭스 표시장치
JPH10333651A (ja) 平面表示装置および表示方法

Legal Events

Date Code Title Description
NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16893421

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 16893421

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP