[go: up one dir, main page]

WO2015032666A1 - Fpga power management system - Google Patents

Fpga power management system Download PDF

Info

Publication number
WO2015032666A1
WO2015032666A1 PCT/EP2014/068147 EP2014068147W WO2015032666A1 WO 2015032666 A1 WO2015032666 A1 WO 2015032666A1 EP 2014068147 W EP2014068147 W EP 2014068147W WO 2015032666 A1 WO2015032666 A1 WO 2015032666A1
Authority
WO
WIPO (PCT)
Prior art keywords
fpga
power
power management
configuration
monitoring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/EP2014/068147
Other languages
French (fr)
Inventor
Anthony Kelly
Tycho RAAB
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IDT Europe GmbH
Original Assignee
Zentrum Mikroelektronik Dresden GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zentrum Mikroelektronik Dresden GmbH filed Critical Zentrum Mikroelektronik Dresden GmbH
Priority to KR1020167008471A priority Critical patent/KR20160048965A/en
Priority to CN201480048519.5A priority patent/CN105612471A/en
Priority to EP14766918.8A priority patent/EP2926214B1/en
Priority to US14/913,528 priority patent/US9910477B2/en
Publication of WO2015032666A1 publication Critical patent/WO2015032666A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present invention relates to an FPGA (field programmable gate array) power management system .
  • the present invention specifically relates to an FPGA power system management suitable for co-designing the FPGA and the power management of the FPGA.
  • FPGAs are widely used for a variety of tasks taking advantage of aspects such as their processing power, re-configurabi1ity and flexibility in the design process .
  • design tradeoffs in the FPGA circuit configuration affect power consumption, data throughput and processing rate . While the amount of gates and feature operations are constantly increasing, FPGAs consume significant and increasing amount of power .
  • FPGAs consume significant and increasing amount of power .
  • today' s oversized power and cooling leads to increased power loss and lower efficiency of the overall system.
  • the prior-art method of determining power consumption information used to inform the design process of the system incorporating the FPGA is to estimate the power consumption using software based design estimation algorithms , which are limited in accuracy .
  • Prior-art profilers are limited in that they profile cycle- counts for execution of code segments on FPGA based soft processors .
  • a typical example is disclosed in : M. Aldham, J.H. Anderson, S . Brown, A . Canis , "Low-Cost Hardware Profiling of Run-Time and Energy in FPGA Embedded Processors, " IEEE International Conference on Application- specific Systems , Architectures and Processors (ASAP) , Santa Monica, CA, September 2011. Accurate power profiles corresponding to the respective code segments are not available using such techniques .
  • the addition of power measurement circuits may increase power losses , which is undesirable .
  • Managing the power in a system utilizing FPGAs involves limited, centralized power management to a diverse set of Point of Load regulators (POLs) and Low Drop Out regulators (LDOs) with little or no interaction, communication or processing involved in the power management aspect of the system, for example : Altera, Voltage Regulator Selection for FPGAs, White Paper, November 2008 , ver . 1.0. Therefore the ability to optimize such systems using a co-design methodology is limited .
  • POLs Point of Load regulators
  • LDOs Low Drop Out regulators
  • the present invention relates to an FPGA power management system comprising a host power management integrated circuit connected to a system power control block, of an FPGA via an FPGA configuration/monitoring bus and a computing device via a power configuration/monitoring bus .
  • the host power management integrated circuit comprises a configuration and monitoring block configured to communicate configuration/monitoring signals to and from the FPGA system control block and the computing device .
  • the host power management integrated circuit further comprises at least one voltage regulator for supplying an output voltage to an FPGA power rail according to a power configuration signal communicated by the configuration and monitoring block .
  • the host power management integrated circuit further comprises a power profiler configured to measure and supply to the configuration and monitoring block an output current on the FPGA power rail .
  • the FPGA system control block is configured to coordinate and execute a transfer of required communications between the FPGA and the host power management integrated circuit .
  • the computing device comprises a display and an input device for monitoring and controlling aspects of an FPGA operation .
  • the monitoring aspects may comprise dynamic and average current consumption on the FPGA power rail .
  • the power profiler may be configured to supply cycle-by-cycle dynamic current measurements and average currents to the configuration and monitoring block .
  • the FPGA system designer is able to configure the FPGA circuits and power supplies over the FPGA configuration/monitoring bus and the power configuration monitoring bus and monitors the system operation by use of the computing device with connected monitor and input devices .
  • the FPGA system designer is thus able to monitor aspects of the FPGAs operation such as dynamic and average current consumption of the power rail .
  • the co-design aspect relates to the FPGA system designer acting on the information received in order to alter the FPGA configuration or power .
  • the FPGA system designer may compare the power profiles of two embodiments of a function in the FPGA; one embodiment implemented in firmware on a soft processing core on the FPGA; the other embodiment implemented as clocked registers and logic on the FPGA, and may choose one or the other embodiment for final implementation based upon the preferred power consumption or power profile . In this way the thermal and power needs of the FPGA may be optimized .
  • the FPGA system designer may use the information to decide to clock parts of the FPGA circuits from different clock frequencies to optimise power and execution speed . Furthermore, the FPGA system designer may configure the power supplies for lower or higher voltage levels in order to optimise power and execution speed . In this way a co-design method allows the FPGA system designer to optimise the power and configuration of the FPGA design to meet design obj ectives based upon feedback supplied to the FPGA system designer .
  • the FPGA power management system may be integrated in a co- design environment comprising FPGA design tools and power design tools .
  • the FPGA design tools and the power design tools may run simultaneously or within the same environment or application on the computing device with connected monitor and input devices .
  • the FPGA power managements system can automatically adjust within limits to e.g. firmware upgrades , which may be implemented during live time of the end-product on the fly .
  • the system power control block of the FPGA may further optimize energy efficiency by providing power demand information to the host power management integrated circuit , which can adjust power levels to the actual needs . While knowing the actual power need upfront , the host power management integrated circuit can prepare power needs ahead of time . This may result in additional energy savings . Vice versa the FPGA device can perform system power management and system power optimization .
  • the system power control block of the FPGA may be a soft block or a hard block .
  • Code running on the computing device with connected monitor and input devices may guide the FPGA system designer by displaying prompts and suggested values for configuration of the FPGA and power controllers in order to optimize a system parameter such as power losses or thermal dissipation .
  • said code may adjust the configuration of the FPGA and power controllers automatically .
  • Fig . 1 shows a block diagram of an FPGA power management
  • Fig . 2 shows a block diagram of a host power management
  • Fig . 3 shows a block diagram of a slave power management
  • Fig . 3 shows an Embodiment of an FPGA Power management System according to aspects of the invention .
  • the FPGA system designer configures the FPGA circuits 12 and power supplies 19 , 110 , 111 , 112 , 113 , 114 over various busses 14 , 15 , 16 , 17 and monitors the system operation by use of the computing device 13 with connected monitor and input devices .
  • the FPGA power management system comprises a host power management integrated circuit (HPMIC) 11 connected to a system power control block of an FPGA 12 via an FPGA configuration/monitoring bus 14 and a computing device via a power configuration/monitoring bus 15.
  • the computing device is further connected to the FPGA system power control block 12 via another configuration/monitoring bus 17.
  • the FPGA system control block 12 is configured to coordinate and execute a transfer of required communications between the FPGA and the host power management integrated circuit 11.
  • the HPMIC is shown in Fig . 2.
  • the input voltage is omitted for clarity .
  • the power profiler block 27 measures the current on the voltage outputs VI to V3 generated by voltage regulators 23 , 24 , 25 on FPGA power rails 219, 210, 211 (119, 110, 111 in Fig.1) supplying cycle-by- cycle dynamic current measurements and average currents to the configuration and monitoring block 22 and host controller 28.
  • the Power configuration/ monitoring BUS 15 can communicate the current measurements and / or other relevant data to the FPGA system designer for the purposes of monitoring and co-design .
  • a Communication BUS 16 (26 in Fig . 2 ) to the Slave PMIC 18 is provided in order to configure and control the slave PMIC 18.
  • the Slave PMIC 31 is shown in Fig . 3. Again, the input voltage is omitted for clarity.
  • the power profiler block 37 measures the current on the voltage outputs VI to V3 generated by voltage regulators 33 , 34 , 35 on FPGA power rails 312 , 313 , 314 (112, 113 , 114 in Fig.
  • the Communication BUS 36 (26 in Fig . 2 ) can communicate the current measurements and / or other relevant data to the host controller 28 of the host PMIC 21 as shown in Fig . 2.
  • the slave PMIC may be designed on a process most suitable for the purpose of voltage regulation, for example a Bipolar process .
  • the Host PMIC may be designed on a mixed-signal process taking advantage of optimised digital devices for the digital circuits of the host controller and clocking circuits .
  • the FPGA system designer monitors aspects of the FPGAs operation such as dynamic and average current consumption of the power rails 119 , 110 , 111 , 112 , 113 , 114 which is communicated to the FPGA system designer from the PMIC Host controller (28 in Fig 2 ) of the Host PMIC 11.
  • the System Power Control Block 12 in the FPGA may be a soft or hard block that coordinates and executes the transfer of required communications between the FPGA and Host PMIC 11 for the purposes of controlling the profiling operations in time and function .
  • the co-design aspect relates to the user acting on the information received in order to alter the FPGA configuration or power .
  • such a co-design environment would consist of running FPGA design tools and Power design tools simultaneously or within the same environment or application on the computing device with connected monitor and input devices .

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

The present invention relates to an FPGA power management system comprising a host power management integrated circuit (11) connected to a system power control block of an FPGA (12) via an FPGA configuration/monitoring bus (14) and a computing device (13) via a power configuration/monitoring bus (15). The host power management integrated circuit comprises a configuration and monitoring block (fig. 2: 22) configured to communicate configuration/ monitoring signals to and from the FPGA system control block and the computing device (13). The host power management integrated circuit further comprises at least one voltage regulator (fig. 2: 23-25) for supplying an output voltage to an FPGA power rail (119, 110, 111) according to a power configuration signal communicated by the configuration and monitoring block (fig. 2: 22). The host power management integrated circuit further comprises a power profiler (fig. 2: 27) configured to measure and supply to the configuration and monitoring block an output current on the FPGA power rail. The FPGA system control block is configured to coordinate and execute a transfer (14) of required communications between the FPGA (12) and the host power management integrated circuit (11).

Description

FPGA power management system
FIELD OF THE INVENTION
The present invention relates to an FPGA (field programmable gate array) power management system . The present invention specifically relates to an FPGA power system management suitable for co-designing the FPGA and the power management of the FPGA.
BACKGROUND OF THE INVENTION
In many electronic devices FPGAs are widely used for a variety of tasks taking advantage of aspects such as their processing power, re-configurabi1ity and flexibility in the design process . Furthermore , design tradeoffs in the FPGA circuit configuration affect power consumption, data throughput and processing rate . While the amount of gates and feature operations are constantly increasing, FPGAs consume significant and increasing amount of power . Hence , when designing circuits using FPGAs it is important to properly design the system to supply sufficient power and cooling to ensure correct operation . However, today' s oversized power and cooling leads to increased power loss and lower efficiency of the overall system.
Prior art systems have addressed the issue of automatically adjusting the Vdd of a signal processing circuit by discriminating the slack time compared to a reference clock, e.g. US7117378, Adaptive voltage scaling digital processing component and method of operating the same . However the FPGA system designer is unable to apply this to understand how to optimise the system for power consumption or performance . For example , such a method would optimize the Vdd for a target clock frequency but the FPGA system designer would benefit from knowing the power consumption profile over time and could use that information to inform the design process of the system incorporating the FPGA . The aforementioned prior art does not address this important issue .
The prior-art method of determining power consumption information used to inform the design process of the system incorporating the FPGA is to estimate the power consumption using software based design estimation algorithms , which are limited in accuracy . Prior-art profilers are limited in that they profile cycle- counts for execution of code segments on FPGA based soft processors . A typical example is disclosed in : M. Aldham, J.H. Anderson, S . Brown, A . Canis , "Low-Cost Hardware Profiling of Run-Time and Energy in FPGA Embedded Processors, " IEEE International Conference on Application- specific Systems , Architectures and Processors (ASAP) , Santa Monica, CA, September 2011. Accurate power profiles corresponding to the respective code segments are not available using such techniques . The addition of power measurement circuits may increase power losses , which is undesirable .
Managing the power in a system utilizing FPGAs involves limited, centralized power management to a diverse set of Point of Load regulators (POLs) and Low Drop Out regulators (LDOs) with little or no interaction, communication or processing involved in the power management aspect of the system, for example : Altera, Voltage Regulator Selection for FPGAs, White Paper, November 2008 , ver . 1.0. Therefore the ability to optimize such systems using a co-design methodology is limited . DISCLOSURE OF THE INVENTION Therefore what is required is a solution whereby the designer applying FPGAs in their circuits and systems can accurately assess the FPGA power consumption in real time and be provided with the information and data required to take steps to optimize the power consumption of the system through a method of hardware - firmware-power co-design .
This solution is achieved with an FPGA power management system according to the independent system claim. Dependent claims relate to further aspects of the invention .
The present invention relates to an FPGA power management system comprising a host power management integrated circuit connected to a system power control block, of an FPGA via an FPGA configuration/monitoring bus and a computing device via a power configuration/monitoring bus .
The host power management integrated circuit comprises a configuration and monitoring block configured to communicate configuration/monitoring signals to and from the FPGA system control block and the computing device . The host power management integrated circuit further comprises at least one voltage regulator for supplying an output voltage to an FPGA power rail according to a power configuration signal communicated by the configuration and monitoring block . The host power management integrated circuit further comprises a power profiler configured to measure and supply to the configuration and monitoring block an output current on the FPGA power rail . The FPGA system control block is configured to coordinate and execute a transfer of required communications between the FPGA and the host power management integrated circuit . The computing device comprises a display and an input device for monitoring and controlling aspects of an FPGA operation .
The monitoring aspects may comprise dynamic and average current consumption on the FPGA power rail .
For that purpose, the power profiler may be configured to supply cycle-by-cycle dynamic current measurements and average currents to the configuration and monitoring block . Thus , the FPGA system designer is able to configure the FPGA circuits and power supplies over the FPGA configuration/monitoring bus and the power configuration monitoring bus and monitors the system operation by use of the computing device with connected monitor and input devices .
As a method of co-design, the FPGA system designer is thus able to monitor aspects of the FPGAs operation such as dynamic and average current consumption of the power rail . The co-design aspect relates to the FPGA system designer acting on the information received in order to alter the FPGA configuration or power . For example , the FPGA system designer may compare the power profiles of two embodiments of a function in the FPGA; one embodiment implemented in firmware on a soft processing core on the FPGA; the other embodiment implemented as clocked registers and logic on the FPGA, and may choose one or the other embodiment for final implementation based upon the preferred power consumption or power profile . In this way the thermal and power needs of the FPGA may be optimized . Furthermore , the FPGA system designer may use the information to decide to clock parts of the FPGA circuits from different clock frequencies to optimise power and execution speed . Furthermore , the FPGA system designer may configure the power supplies for lower or higher voltage levels in order to optimise power and execution speed . In this way a co-design method allows the FPGA system designer to optimise the power and configuration of the FPGA design to meet design obj ectives based upon feedback supplied to the FPGA system designer .
The FPGA power management system may be integrated in a co- design environment comprising FPGA design tools and power design tools . The FPGA design tools and the power design tools may run simultaneously or within the same environment or application on the computing device with connected monitor and input devices .
The FPGA power managements system can automatically adjust within limits to e.g. firmware upgrades , which may be implemented during live time of the end-product on the fly .
One aspect of the present invention relates to an optimal power generation . The system power control block of the FPGA may further optimize energy efficiency by providing power demand information to the host power management integrated circuit , which can adjust power levels to the actual needs . While knowing the actual power need upfront , the host power management integrated circuit can prepare power needs ahead of time . This may result in additional energy savings . Vice versa the FPGA device can perform system power management and system power optimization . The system power control block of the FPGA may be a soft block or a hard block .
One aspect of the present invention relates to the computing device . Code running on the computing device with connected monitor and input devices may guide the FPGA system designer by displaying prompts and suggested values for configuration of the FPGA and power controllers in order to optimize a system parameter such as power losses or thermal dissipation .
In yet another embodiment said code may adjust the configuration of the FPGA and power controllers automatically .
BRIEF DESCRITPIO OF THE DRAWINGS
The FPGA power management system according to the invention is described in more detail herein below by way of exemplary embodiments and with reference to the attached drawings , in which :
Fig . 1 shows a block diagram of an FPGA power management
system;
Fig . 2 shows a block diagram of a host power management
integrated circuit ; and
Fig . 3 shows a block diagram of a slave power management
integrated circuit .
DETAILED DESCRIPTION
Fig . 3 shows an Embodiment of an FPGA Power management System according to aspects of the invention . In the preferred embodiment the FPGA system designer configures the FPGA circuits 12 and power supplies 19 , 110 , 111 , 112 , 113 , 114 over various busses 14 , 15 , 16 , 17 and monitors the system operation by use of the computing device 13 with connected monitor and input devices . The FPGA power management system comprises a host power management integrated circuit (HPMIC) 11 connected to a system power control block of an FPGA 12 via an FPGA configuration/monitoring bus 14 and a computing device via a power configuration/monitoring bus 15. The computing device is further connected to the FPGA system power control block 12 via another configuration/monitoring bus 17. The FPGA system control block 12 is configured to coordinate and execute a transfer of required communications between the FPGA and the host power management integrated circuit 11.
A preferred embodiment of the HPMIC is shown in Fig . 2. The input voltage is omitted for clarity . The power profiler block 27 measures the current on the voltage outputs VI to V3 generated by voltage regulators 23 , 24 , 25 on FPGA power rails 219, 210, 211 (119, 110, 111 in Fig.1) supplying cycle-by- cycle dynamic current measurements and average currents to the configuration and monitoring block 22 and host controller 28. The Power configuration/ monitoring BUS 15 can communicate the current measurements and / or other relevant data to the FPGA system designer for the purposes of monitoring and co-design .
In a system, it may be preferred to concentrate the processing of the host controller 28 and associated control , clocking and timing units in the host PMIC . Now returning to Fig . 1 , accordingly a Communication BUS 16 (26 in Fig . 2 ) to the Slave PMIC 18 is provided in order to configure and control the slave PMIC 18. The Slave PMIC 31 is shown in Fig . 3. Again, the input voltage is omitted for clarity. The power profiler block 37 measures the current on the voltage outputs VI to V3 generated by voltage regulators 33 , 34 , 35 on FPGA power rails 312 , 313 , 314 (112, 113 , 114 in Fig. 1) , supplying cycle-by- cycle dynamic current measurements and average currents to the configuration and monitoring block 32. The Communication BUS 36 (26 in Fig . 2 ) can communicate the current measurements and / or other relevant data to the host controller 28 of the host PMIC 21 as shown in Fig . 2.
The slave PMIC may be designed on a process most suitable for the purpose of voltage regulation, for example a Bipolar process . The Host PMIC may be designed on a mixed-signal process taking advantage of optimised digital devices for the digital circuits of the host controller and clocking circuits . Now returning to Fig . 1, as a method of co-design, the FPGA system designer monitors aspects of the FPGAs operation such as dynamic and average current consumption of the power rails 119 , 110 , 111 , 112 , 113 , 114 which is communicated to the FPGA system designer from the PMIC Host controller (28 in Fig 2 ) of the Host PMIC 11. The System Power Control Block 12 in the FPGA may be a soft or hard block that coordinates and executes the transfer of required communications between the FPGA and Host PMIC 11 for the purposes of controlling the profiling operations in time and function . The co-design aspect relates to the user acting on the information received in order to alter the FPGA configuration or power . In one embodiment such a co-design environment would consist of running FPGA design tools and Power design tools simultaneously or within the same environment or application on the computing device with connected monitor and input devices .

Claims

CLAIMS :
1. FPGA power management system comprising :
a host power management integrated circuit connected to a system power control block of an FPGA via an FPGA
configuration/monitoring bus and a computing device via a power configuration/monitoring bus ; the host power management integrated circuit comprising a configuration and monitoring block configured to communicate configuration/monitoring signals to and from the FPGA system control block and the computing device ; at least one voltage regulator for supplying an output voltage to an FPGA power rail according to a power configuration signal communicated by the configuration and monitoring block;
a power profiler configured to measure and supply to the configuration and monitoring block an output current on the FPGA power rail ; the FPGA system power control block configured to
coordinate and execute a transfer of required
communications between the FPGA and the host power management integrated circuit ; and the computing device comprising a display and an input device for monitoring and controlling aspects of an FPGA operation .
2. The FPGA power management according to claim 1, wherein the monitoring aspects of the FPGA operation comprise dynamic and average current consumption on the FPGA power rail .
The FPGA power management system according to claim 1 or
2, wherein the power profiler is further configured to supply cycle-by-cycle dynamic current measurements and average currents to the configuration and monitoring block .
The FPGA power management according to any of claims 1 to
3 , wherein the power configuration/monitoring bus is configured to communicate relevant data for purposes of monitoring and co-design .
The FPGA power management according to claim 4 , wherein the relevant data comprises current measurements .
The FPGA power management according to any of claims 1 to 5 , wherein the host power management integrated circuit further comprises a host controller connected to the power configuration/monitoring bus and configured to control a slave power management integrated circuit via a slave communication bus .
The FPGA power management system according to claim 6 , wherein slave power management integrated circuit
comprises a slave configuration and monitoring block; at least one voltage regulator for supplying an output voltage to another FPGA power rail according to a power conf iguration signal communicated by the configuration and monitoring block; and
a slave power profiler configured to measure and supply to the configuration and monitoring block an output current on the other FPGA power rail .
8. The FPGA power management system according to claim 7, wherein the host power management integrated circuit is designed on a mixed- signal process and the slave power management integrated circuit is designed on an analog process .
9. The FPGA power management system according to claim 8, wherein the analog process is a Bipolar process .
10. The FPGA power management system according to any of claims 1 to 9 , wherein the system power control block of the FPGA is a soft block, or a hard block .
11. The FPGA power management system according to any of claims 1 to 10 adjustable to firmware upgrades .
12. The FPGA power management system according to any of claims 1 to 11 , wherein the system power control block of the FPGA is configured to provide a power demand forecast to the host power management integrated circuit and wherein the host power management integrated circuit is configured to adjust power levels to actual needs ahead of time .
13. The FPGA power management system according to any of claims 1 to 12 , wherein the computing device is
configured to execute code that may guide a user by displaying prompts and suggested values for configuration of the FPGA and voltage regulator in order to optimize a system parameter such as power losses or thermal
dissipation .
14. The FPGA power management system according to any of claims 1 to 13 , wherein the computing device is configured to execute code that adjusts the configuration of the FPGA and power controllers automatically .
The FPGA power management system according to any of claims 1 to 14 integrated in a co-design environment comprising FPGA design tools and power design tools .
PCT/EP2014/068147 2013-09-04 2014-08-27 Fpga power management system Ceased WO2015032666A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020167008471A KR20160048965A (en) 2013-09-04 2014-08-27 Fpga power management system
CN201480048519.5A CN105612471A (en) 2013-09-04 2014-08-27 Fpga power management system
EP14766918.8A EP2926214B1 (en) 2013-09-04 2014-08-27 Fpga power management system
US14/913,528 US9910477B2 (en) 2013-09-04 2014-08-27 FPGA power management system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201361873643P 2013-09-04 2013-09-04
US61/873,643 2013-09-04

Publications (1)

Publication Number Publication Date
WO2015032666A1 true WO2015032666A1 (en) 2015-03-12

Family

ID=51570466

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2014/068147 Ceased WO2015032666A1 (en) 2013-09-04 2014-08-27 Fpga power management system

Country Status (6)

Country Link
US (1) US9910477B2 (en)
EP (1) EP2926214B1 (en)
KR (1) KR20160048965A (en)
CN (1) CN105612471A (en)
TW (1) TWI569137B (en)
WO (1) WO2015032666A1 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10034407B2 (en) * 2016-07-22 2018-07-24 Intel Corporation Storage sled for a data center
US10084450B1 (en) 2017-08-08 2018-09-25 Apple Inc. Method for multiplexing between power supply signals for voltage limited circuits
US11054878B2 (en) * 2017-08-29 2021-07-06 Texas Instruments Incorporated Synchronous power state control scheme for multi-chip integrated power management solution in embedded systems
US11086377B2 (en) 2018-04-29 2021-08-10 Oracle International Corporation Load line compensation in power monitoring
US10574239B1 (en) * 2018-11-07 2020-02-25 Jinghui Zhu Method and system for providing regional electrical grid for power conservation in a programmable device
CN109782890B (en) * 2018-12-11 2020-05-22 广东高云半导体科技股份有限公司 Electronic equipment and low-power consumption FPGA device thereof
EP3726394A1 (en) * 2019-04-17 2020-10-21 Volkswagen Aktiengesellschaft Reconfigurable system-on-chip
CN110134043B (en) * 2019-05-10 2020-11-06 百度在线网络技术（北京）有限公司 Power supply system, computing system and automatic driving vehicle
US11720159B2 (en) * 2019-07-01 2023-08-08 Texas Instruments Incorporated Unified bus architecture for a voltage regulator
US11671017B2 (en) 2021-01-29 2023-06-06 Qualcomm Incorporated Current balancing for voltage regulator units in field programmable arrays
CN116719699B (en) * 2023-08-08 2024-04-16 荣耀终端有限公司 Bus monitoring and control method, electronic device, chip and storage medium

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5671149A (en) * 1995-01-11 1997-09-23 Dell Usa, L.P. Programmable board mounted voltage regulators
EP0992876A2 (en) * 1998-10-07 2000-04-12 Nokia Mobile Phones Ltd. Method for adjusting power comsumption
EP1233328A2 (en) * 2001-02-16 2002-08-21 Nallatech, Ltd. Programmable power supply for field programmable gate array modules
US20110154085A1 (en) * 2009-12-23 2011-06-23 Bae Systems Information And Electronic Systems Integration Inc. System Management and Power Control
US7992020B1 (en) * 2008-03-05 2011-08-02 Xilinx, Inc. Power management with packaged multi-die integrated circuit

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6326806B1 (en) * 2000-03-29 2001-12-04 Xilinx, Inc. FPGA-based communications access point and system for reconfiguration
US6868503B1 (en) 2002-01-19 2005-03-15 National Semiconductor Corporation Adaptive voltage scaling digital processing component and method of operating the same
TWI220738B (en) * 2002-12-20 2004-09-01 Benq Corp Method for effectively re-downloading data to a field programmable gate array
TWI232308B (en) * 2003-01-24 2005-05-11 Benq Corp Test method and circuit for testing inter-device connections of field programmable gate arrays
CN101095123A (en) * 2003-10-10 2007-12-26 诺基亚公司 Microcontrol architecture for a system on a chip (soc)
US7613935B2 (en) * 2005-07-29 2009-11-03 Hewlett-Packard Development Company, L.P. Power monitoring for processor module
US8010931B1 (en) * 2006-02-24 2011-08-30 University Of Southern California Tool for a configurable integrated circuit that uses determination of dynamic power consumption
CN101690068A (en) * 2006-12-06 2010-03-31 弗森多系统公司（dba弗森-艾奥） Apparatus, system, and method for a device shared between multiple independent hosts
US8639952B1 (en) * 2007-03-09 2014-01-28 Agate Logic, Inc. Field-programmable gate array having voltage identification capability
US8316158B1 (en) * 2007-03-12 2012-11-20 Cypress Semiconductor Corporation Configuration of programmable device using a DMA controller
US7844840B2 (en) * 2007-03-30 2010-11-30 Intel Corporation Arrangements for integrated circuit power management
EP2156269A2 (en) * 2007-06-04 2010-02-24 Nxp B.V. Power supply management integrated circuit
US8208237B2 (en) * 2008-09-30 2012-06-26 International Business Machines Corporation Administering offset voltage error in a current sensing circuit
US8898484B2 (en) * 2008-10-27 2014-11-25 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Optimizing delivery of regulated power from a voltage regulator to an electrical component
US9189049B2 (en) * 2008-12-24 2015-11-17 Stmicroelectronics International N.V. Power management in a device
US8898049B2 (en) * 2009-04-20 2014-11-25 International Business Machines Corporation System level power profiling of embedded applications executing on virtual multicore system-on-chip platforms
US8972751B2 (en) * 2010-06-28 2015-03-03 National Semiconductor Corporation Field-programmable gate array power supply system designer
US8601288B2 (en) * 2010-08-31 2013-12-03 Sonics, Inc. Intelligent power controller
JP2013030906A (en) * 2011-07-27 2013-02-07 Fujitsu Ltd Programmable logic device
WO2013048447A1 (en) * 2011-09-30 2013-04-04 Intel Corporation Maintaining operational stability on a system on a chip
KR101832821B1 (en) * 2012-09-10 2018-02-27 삼성전자주식회사 Method of scaling voltage-frequency, application processor, and mobile device having the same
US8996736B2 (en) * 2013-02-01 2015-03-31 Broadcom Corporation Clock domain crossing serial interface, direct latching, and response codes
US9766678B2 (en) * 2013-02-04 2017-09-19 Intel Corporation Multiple voltage identification (VID) power architecture, a digital synthesizable low dropout regulator, and apparatus for improving reliability of power gates
US9933827B2 (en) * 2013-02-19 2018-04-03 Qualcomm Incorporated Method and apparatus for hybrid chip-level voltage scaling
US9436248B2 (en) * 2013-07-31 2016-09-06 Freescale Semiconductor, Inc. Data processing system with protocol determination circuitry
US9425794B1 (en) * 2014-07-11 2016-08-23 Google Inc. Testing system for power delivery network
US9525423B1 (en) * 2015-09-23 2016-12-20 Xilinx, Inc. Power distribution network IP block

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5671149A (en) * 1995-01-11 1997-09-23 Dell Usa, L.P. Programmable board mounted voltage regulators
EP0992876A2 (en) * 1998-10-07 2000-04-12 Nokia Mobile Phones Ltd. Method for adjusting power comsumption
EP1233328A2 (en) * 2001-02-16 2002-08-21 Nallatech, Ltd. Programmable power supply for field programmable gate array modules
US7992020B1 (en) * 2008-03-05 2011-08-02 Xilinx, Inc. Power management with packaged multi-die integrated circuit
US20110154085A1 (en) * 2009-12-23 2011-06-23 Bae Systems Information And Electronic Systems Integration Inc. System Management and Power Control

Also Published As

Publication number Publication date
KR20160048965A (en) 2016-05-04
TWI569137B (en) 2017-02-01
CN105612471A (en) 2016-05-25
EP2926214A1 (en) 2015-10-07
US9910477B2 (en) 2018-03-06
US20160209905A1 (en) 2016-07-21
TW201523245A (en) 2015-06-16
EP2926214B1 (en) 2017-04-12

Similar Documents

Publication Publication Date Title
EP2926214B1 (en) Fpga power management system
CN101578565B (en) Method and apparatus for power throttling a processor in an information handling system
US9939839B2 (en) Low power automatic calibration method for high frequency oscillators
Hirairi et al. 13% power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (PEPD) and fully integrated digital LDO
TWI621010B (en) Integrated circuit device and method of generating power traces
JP6488630B2 (en) Power measuring apparatus and power measuring method
CA2954044C (en) Multi-domain heterogeneous process-voltage-temperature tracking for integrated circuit power reduction
Beldachi et al. Accurate power control and monitoring in ZYNQ boards
CN104391555A (en) Server fan speed adjusting method
US9720472B2 (en) Power supply device and micro server having the same
CN111164537A (en) Accurate voltage control for improving power supply performance of a circuit
KR20150113569A (en) A method and an apparatus for power control of low power system of electronic device
US20160291680A1 (en) Power monitor for an electronic device
US8539261B2 (en) Power booting sequence control system and control method thereof
US12079064B2 (en) Chip-process-variation-aware power-efficiency optimization
US10218363B1 (en) Background calibration for real-time clock systems
CN103164009A (en) Power-on and power-off reset circuit with multiple power supplies and operation method thereof
CN102478934A (en) Heat dissipation device and heat dissipation method thereof
CN104122965A (en) Server fan adjustment and control method for reducing residue temperature of components
Wu et al. PVT-aware digital controlled voltage regulator design for ultra-low-power (ULP) DVFS systems
JP5089790B2 (en) Power supply device and electronic device using the same
US20130297950A1 (en) Voltage adjustment based on load line and power estimates
CN105824268A (en) Method and device for verifying power management system
Honda et al. Proposal of a Method for Applying Digital LDOs to Current Measurement of CPUs
US10541678B2 (en) Load to conform to a parameter

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14766918

Country of ref document: EP

Kind code of ref document: A1

REEP Request for entry into the european phase

Ref document number: 2014766918

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2014766918

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 14913528

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20167008471

Country of ref document: KR

Kind code of ref document: A