CN103164009A - Power-on and power-off reset circuit with multiple power supplies and operation method thereof - Google Patents
Power-on and power-off reset circuit with multiple power supplies and operation method thereof Download PDFInfo
- Publication number
- CN103164009A CN103164009A CN2013101158037A CN201310115803A CN103164009A CN 103164009 A CN103164009 A CN 103164009A CN 2013101158037 A CN2013101158037 A CN 2013101158037A CN 201310115803 A CN201310115803 A CN 201310115803A CN 103164009 A CN103164009 A CN 103164009A
- Authority
- CN
- China
- Prior art keywords
- reset
- module
- power
- voltage
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Electronic Switches (AREA)
Abstract
The invention relates to a power-on and power-off reset circuit with multiple power supplies and an operation method of the power-on and power-off reset circuit. The power-on and power-off reset circuit comprises more than one reset module groups. Each reset module group comprises a voltage reference module and more than two reset modules including one primary reset module and more than one secondary reset modules, wherein the reset modules are respectively connected with the voltage reference modules. The primary reset modules and the voltage reference modules share one power supply. The secondary reset modules work under control of control signals sent by the primary reset modules, and the control signals indicate whether the voltage reference modules can work normally. The circuit and the operation method of the circuit can reduce quantities of the voltage reference modules and meanwhile reduce requirements for starting speeds of reference voltage.
Description
Technical field
The present invention relates to the power on and off field that resets, relate in particular to a kind of power on and off reset circuit and method of work thereof of multiple feed.
Background technology
In the chip power process, may there be one or more circuit module to reset in chip.In the chip operational process, if voltage falls suddenly, a lot of uncertain phenomenons can appear in chip, so during this time also need to adopt the power-off reset circuit with chip reset, allow it be in a definite state.Generally, reset and need supply voltage to rise or drop to a certain degree.In addition, in the chip power process, resetting also needs time enough, and different circuit modules, the asynchronism(-nization) that resets and need.Reset circuit just is to provide the circuit of the reset signal that satisfies these needs, makes the circuit module in chip reset according to reset signal.Because the principle of work of electrification reset and power-off reset is identical, the below introduces reset circuit as an example of power up example.
As shown in Figure 1A, waveform schematic diagram for the reset signal under the Power Supplies Condition that powers on soon in prior art, as shown in Figure 1B, waveform schematic diagram for the reset signal under the Power Supplies Condition that powers on slowly in prior art, wherein, voltage V1 is the supply voltage when beginning to reset, and usually is set as to be not less than the minimum voltage that the circuit normal operation needs, supply voltage enough allows circuit working like this, normally resets; Duration T1 should be more than or equal to the time that resets and need, and after supply voltage satisfied the circuit working needs like this, reset circuit provided enough for a long time effective reset signal, and then reset signal is reverse, the end that resets, and circuit is started working.Reset signal can for low level or high level effective, the reset signal in Figure 1A and Figure 1B is Low level effective.
as shown in Fig. 2 A, a kind of circuit diagram for reset circuit in prior art, this reset circuit comprises reseting module 21 and voltage reference module 22, reseting module 21 comprises partial pressure unit 211, comparer 212 and delay cell 213, partial pressure unit 211 carries out supply voltage VDD to send to comparer after dividing potential drop, the reference voltage V ref that comparer 212 adopts voltage reference module 22 to provide judges supply voltage VDD, when supply voltage VDD reaches the resetting voltage requirement, re-using 213 pairs of reset signals of delay cell postpones, reach requirement reset time, this reset circuit is applied in when powering on especially soon power environment, toggle speed to reference voltage is had relatively high expectations.As shown in Fig. 2 B, another kind of circuit diagram for reset circuit in prior art, this reset circuit can comprise resistance capacitance Postponement module 23 and output module 24, wherein, output module 24 can adopt multistage phase inverter or the sluggish Schmidt trigger of band to realize, this reset circuit is applicable to power on especially soon power environment, and when being used for powering on power environment especially slowly, the reset signal accuracy reduces or lost efficacy.As shown in Fig. 2 C, another structural representation for reset circuit in prior art, in the power environment that powers on soon, with the use in parallel of two kinds of reset circuits shown in Fig. 2 A and Fig. 2 B, the reset signal of reset circuit output is carried out merging into a reset signal after AND-operation, the accuracy of the reset signal exported under especially fast power source environment can not only be guaranteed like this, the toggle speed requirement to reference voltage can also be reduced.
as shown in Figure 3, structural representation for the reset circuit of many power supply chips in prior art, because chip has a plurality of power supplys, and each power supply electrifying speed is different, therefore just need a plurality of reseting modules corresponding one by one with a plurality of power supplys, at this take 3 power supplys as example, these three power supplys are respectively: power supply, power supply 2 and power supply 3, reset circuit comprises reseting module 31, reseting module 32 and reseting module 33, each reseting module provides a reset signal, have like this three reset signals: reset signal 1, reset signal 2 and reset signal 3, these three reset signals can separately be used, thereby also can carry out logical process to these three reset signals through logical circuit 34 and produce a new reset signal.In many power supply chips, exist a plurality of reseting modules all to need the situation of a reference voltage, can adopt this moment following two schemes to solve.
As shown in Fig. 4 A, be a kind of structural representation of the reset circuit of many power supply chips in prior art, voltage reference module 22 under Power supply, provides reference voltage for a plurality of reseting modules therein.The defective of this reset circuit is: voltage reference module 22 need to be by the fastest Power supply that powers on, if powering on, power supply powered on slowly or not, will make reference voltage too low, make the reset circuit under other power supplys make a mistake, cancel prematurely reset signal under requiring reset time not reaching the resetting voltage requirement or do not reach.As shown in Figure 4 B, waveform schematic diagram for the reset signal that in prior art, shown in Fig. 4 A, reset circuit provides, power supply 1 is the power supply that powers on especially slowly, power supply 2 is the power supply that powers on soon, power supply 3 is the power supply that powers on especially soon, when voltage reference module 22 adopts power supply 1 power supply, because power supply 1 powered on slow, cause the reference voltage of voltage reference module 22 outputs too low, at power supply 2 and power supply 3 when not reaching the resetting voltage requirement, it is invalid that reseting module 32 becomes reset signal 2 at t1 constantly, and it is invalid that reseting module 33 becomes reset signal 3 at t2 constantly.
As shown in Figure 5, another kind of structural representation for the reset circuit of many power supply chips in prior art, each voltage domain is joined a voltage reference module, wherein, voltage reference module 51 is by power supply 1 power supply, and voltage reference module 52 is by power supply 2 power supplies, and voltage reference module 53 is by power supply 3 power supplies, as long as the reference voltage toggle speed in this power domain is enough fast, each reseting module just can not produce wrong output like this.The defective of this reset circuit is: need a plurality of voltage reference module, cause the area of circuit and power consumption larger.
Summary of the invention
The invention provides a kind of power on and off reset circuit and method of work thereof of multiple feed, in order to realize reducing the number of voltage reference module, reduce simultaneously the requirement to the toggle speed of reference voltage.
The invention provides a kind of power on and off reset circuit of multiple feed, comprising:
An above reseting module group, each reseting module group comprises:
A voltage reference module;
Two above reseting modules, be connected with described voltage reference module respectively, comprise a master reset module and more than one from reseting module, described master reset module and described voltage reference module adopt same Power supply, describedly work under the control of the control signal that described master reset module sends from reseting module, described control signal represents whether described voltage reference module works.
The present invention also provides the method for work of the power on and off reset circuit of aforementioned multiple feed, comprising: described voltage reference module generates reference voltage;
Described master reset module is according to described reference voltage and power supply voltage, generating reset signal and described control signal;
Described from reseting module under the control of described control signal, according to described reference voltage and power supply voltage, generating reset signal.
In the present invention, because a plurality of reseting modules share a reference voltage module, thereby reduce the quantity of reference voltage module, reduced area and the power consumption of circuit; In addition, when the control signal of only having the master reset module to provide is effective, other just begins normal operation from reseting module, and control signal represents that effectively voltage reference module has worked, therefore the reference voltage that provides of voltage reference module is accurately, the problem insufficient or that do not reset that resets that has caused with regard to having avoided in the prior art reset signal of other electrification reset module output error in the inaccurate situation of reference voltage like this.In addition, the power supply of voltage reference module can be selected arbitrarily, no longer be confined to the fastest power supply that powers on, and therefore, has avoided in the prior art requirement to the reference voltage toggle speed.
Description of drawings
Figure 1A is the waveform schematic diagram of the reset signal under Power Supplies Condition of powering on soon in prior art;
Figure 1B is the waveform schematic diagram of the reset signal under Power Supplies Condition of powering on slowly in prior art;
Fig. 2 A is a kind of circuit diagram of reset circuit in prior art;
Fig. 2 B is the another kind of circuit diagram of reset circuit in prior art;
Fig. 2 C is another structural representation of reset circuit in prior art;
Fig. 3 is the structural representation of the reset circuit of many power supply chips in prior art;
Fig. 4 A is a kind of structural representation of the reset circuit of many power supply chips in prior art;
Fig. 4 B is the waveform schematic diagram of the reset signal that in prior art, shown in Fig. 4 A, reset circuit provides;
Fig. 5 is the another kind of structural representation of the reset circuit of many power supply chips in prior art;
Fig. 6 is the structural representation of power on and off reset circuit first embodiment of multiple feed of the present invention;
Fig. 7 is the schematic flow sheet of the method for work embodiment of circuit shown in Figure 6 in power on and off reset circuit first embodiment of multiple feed of the present invention;
Fig. 8 A is the waveform schematic diagram that uses the power supply that powers on soon that voltage reference module is powered in power on and off reset circuit first embodiment of multiple feed of the present invention;
Fig. 8 B is the waveform schematic diagram that uses the power supply that powers on slowly that voltage reference module is powered in power on and off reset circuit first embodiment of multiple feed of the present invention;
Fig. 9 A is a kind of structural representation of master reset module in power on and off reset circuit first embodiment of multiple feed of the present invention;
Fig. 9 B is the another kind of structural representation of master reset module in power on and off reset circuit first embodiment of multiple feed of the present invention;
Figure 10 A is from a kind of structural representation of reseting module in power on and off reset circuit first embodiment of multiple feed of the present invention;
Figure 10 B is from the another kind of structural representation of reseting module in power on and off reset circuit first embodiment of multiple feed of the present invention.
Embodiment
The invention will be further described below in conjunction with specification drawings and specific embodiments.
As shown in Figure 6, structural representation for power on and off reset circuit first embodiment of multiple feed of the present invention, the power on and off reset circuit of this multiple feed can comprise a reseting module group, and this reseting module group can comprise a voltage reference module 22; And two above reseting modules 621,622 ... 62n, wherein, n is the natural number more than or equal to 2.Voltage reference module 22 is connected with power supply S1; Two above reseting modules 621,622 ... 62n is connected with voltage reference module 22 respectively, and respectively with power supply S2 ... Sn connects; Reseting module 622 ... 62n also is connected with reseting module 621.At two above reseting modules 621,622 ... in 62n, reseting module 621 is the master reset module, reseting module 622 ... 62n is from reseting module, reseting module 621 and voltage reference module 22 all adopt power supply S1 power supply, and from reseting module 622 ... 62n works under the control of the control signal that master reset module 621 sends, and control signal represents whether voltage reference module 22 works.
As shown in Figure 7, the schematic flow sheet for the method for work embodiment of circuit shown in Figure 6 in power on and off reset circuit first embodiment of multiple feed of the present invention can comprise the steps:
Particularly, the power supply S1 of voltage reference module 22 can select the most suitable power supply to voltage reference module 22 power supplies, perhaps important power supply, perhaps any one power supply; In addition, voltage reference module 22 can also provide a plurality of different reference voltages as required;
This control signal represents whether the voltage reference module 22 that is connected with reseting module 621 works;
Particularly, from reseting module 622 ... 62n does not work when control signal is invalid, at this moment, from reseting module 622 ... the output signal of 62n is in reset mode, from reseting module 622 ... 62n works when control signal is effective, at this moment, from reseting module 622 ... 62n is according to reference voltage V ref and power supply S2 ... the supply voltage of Sn, generating reset signal 2 ... reset signal n.
The below introduces the present embodiment as an example of n=3 example.As shown in Fig. 8 A, be the waveform schematic diagram that uses the power supply that powers on soon that voltage reference module is powered in power on and off reset circuit first embodiment of multiple feed of the present invention, when power supply S1 powers on when very fast, reference voltage V ref reaches design load very soon, does not affect the electrification reset of other circuit.As shown in Fig. 8 B, be the waveform schematic diagram that uses the power supply that powers on slowly that voltage reference module is powered in power on and off reset circuit first embodiment of multiple feed of the present invention, when power supply S1 powers on when slow, control signal is at definite reference voltage V ref normally the time, just can become effectively, other is just started working from reseting module, and what can not occur causing because reference voltage is inaccurate resets insufficient or do not reset.
In the present embodiment, a plurality of reseting modules share a reference voltage module, thereby have reduced the quantity of reference voltage module, have reduced area and the power consumption of circuit; In addition, when the control signal of only having master reset module 621 to provide is effective, other is from reseting module 622 ... 62n just begins normal operation, and control signal represents that effectively voltage reference module 22 has worked, therefore the reference voltage V ref that provides of voltage reference module 22 is accurately, the problem insufficient or that do not reset that resets that has caused with regard to having avoided in the prior art reset signal of other electrification reset module output error in the inaccurate situation of reference voltage V ref like this.In addition, the power supply of voltage reference module 22 can be selected arbitrarily, no longer be confined to the fastest power supply that powers on, and therefore, has avoided in the prior art requirement to the reference voltage toggle speed.
As shown in Fig. 9 A, a kind of structural representation for master reset module in power on and off reset circuit first embodiment of multiple feed of the present invention, on the basis of schematic diagram shown in Fig. 2 A, master reset module 621 is in output reset signal 1, also export control signal, and control signal is that reset signal 1 applies the signal before postponing.Alternatively, control signal can also be reset signal 1, and perhaps other can determine that voltage reference module has begun the signal that works.
As shown in Fig. 9 B, another kind of structural representation for master reset module in power on and off reset circuit first embodiment of multiple feed of the present invention, again shown in Fig. 2 C on the basis of structural representation, the reset signal of master reset module 621 output be the reset signal 12 of reset circuit output shown in the reset signal 11 of the output of reset circuit shown in Fig. 2 A and Fig. 2 B carry out with computing after obtain, the control signal of master reset module 621 outputs is reset signal.Alternatively, control signal can also be that reset signal 11 applies the signal before postponing, and perhaps other can determine that voltage reference module has begun the signal that works.
As shown in Figure 10 A, for in power on and off reset circuit first embodiment of multiple feed of the present invention from a kind of structural representation of reseting module, on the basis of schematic diagram shown in Fig. 2 A, increased K switch 1, K switch 1 disconnects under the control of control signal or is closed, when K switch 1 was closed, supply voltage just can be input to from reseting module, just works from reseting module.As shown in Figure 10 B, for in power on and off reset circuit first embodiment of multiple feed of the present invention from the another kind of structural representation of reseting module, on the basis of structural representation shown in Fig. 2 C, K switch 1 and K2 have been increased, K switch 1 and K2 disconnect under the control of control signal or are closed, when K switch 1 and K2 closure, supply voltage just can be input to from reseting module, just works from reseting module.In structural representation shown in Figure 10 A and Figure 10 B, when voltage reference module 22 does not work, control signal is invalid, and K switch 1 and K2 disconnect, and do not work from reseting module, its output signal is in reset mode, after voltage reference module 22 normal operations, control signal is effective, and K switch 1 and K2 are closed, supply voltage is input to from reseting module, begins normal operation from reseting module.In addition, in Figure 10 A, comparer 212 can select tape sluggish effect, also can select not to be with sluggish effect; Delay cell 213 can adopt electric capacity to realize, also can adopt logical circuit to realize.In Figure 10 B, when output module 24 adopts multistage phase inverters to realize, what phase inverter can the sluggish effect of select tape, also can select not to be with sluggish effect.
Again referring to Fig. 6, the present embodiment can also comprise logical circuit 34, with two above reseting modules 621,622 ... the output terminal of 62n connects, and this logical circuit 34 is used for two above reseting modules 621,622 ... the reset signal of 62n output is carried out logical process, obtains a new reset signal.
Correspondingly, then schematic flow sheet shown in Figure 7, can also comprise the steps:
The power on and off reset circuit of the multiple feed of the present embodiment can be applied to the chip of multiple feed, and the power on and off reset circuit of multiple feed is integrated in this chip, correspondingly, the described method of Fig. 7 chip and the method that can be applied to multiple feed implemented in this chip.
Alternatively, many power supplys can be a plurality of incoherent external powers, can be also that (low dropout regulator is called for short: a plurality of power supplys that produce after LDO) processing a sheet external power through different low pressure difference linear voltage regulators in sheet.
Need to prove, the power on and off reset circuit of the present embodiment can also comprise the reseting module group shown in two or more Fig. 6.In addition, the power on and off reset circuit of the present embodiment can use separately, also can with the use that combines of the reseting module shown in Fig. 2 A, Fig. 2 B and Fig. 2 C.
It should be noted that at last: above embodiment is only unrestricted in order to technical scheme of the present invention to be described, although with reference to preferred embodiment, the present invention is had been described in detail, those of ordinary skill in the art is to be understood that, can modify or be equal to replacement technical scheme of the present invention, and not break away from the spirit and scope of technical solution of the present invention.
Claims (10)
1. the power on and off reset circuit of a multiple feed, is characterized in that, comprising:
An above reseting module group, each reseting module group comprises:
A voltage reference module;
Two above reseting modules, be connected with described voltage reference module respectively, comprise a master reset module and more than one from reseting module, described master reset module and described voltage reference module adopt same Power supply, describedly work under the control of the control signal that described master reset module sends from reseting module, described control signal represents whether described voltage reference module works.
2. the power on and off reset circuit of multiple feed according to claim 1, is characterized in that, described control signal is that reset signal or the described reset signal that described master reset module generates applies the front signal of delay.
3. the power on and off reset circuit of multiple feed according to claim 1, is characterized in that, described voltage reference module provides an above reference voltage.
4. the power on and off reset circuit of multiple feed according to claim 1, is characterized in that, described power on and off reseting module group also comprises:
Logical circuit is connected with the output terminal of described two above reseting modules, is used for the reset signal of described two above reseting module outputs is carried out logical process, obtains a new reset signal.
5. the power on and off reset circuit of multiple feed according to claim 1, it is characterized in that, the power on and off reset circuit of described multiple feed is applied to the chip of multiple feed and the power on and off reset circuit of described multiple feed is integrated in described chip.
6. the method for work of the power on and off reset circuit of multiple feed as claimed in claim 1, is characterized in that, comprising:
Described voltage reference module generates reference voltage;
Described master reset module is according to described reference voltage and power supply voltage, generating reset signal and described control signal;
Described from reseting module under the control of described control signal, according to described reference voltage and power supply voltage, generating reset signal.
7. method according to claim 6, is characterized in that, described control signal is that reset signal or the described reset signal that described master reset module generates applies the front signal of delay.
8. method according to claim 6, is characterized in that, described voltage reference module provides an above reference voltage.
9. method according to claim 6, is characterized in that, also comprises:
Logical circuit is provided, the reset signal of described two above reseting module outputs is carried out logical process, obtain a new reset signal.
10. method according to claim 6, is characterized in that, described method is applied to chip and the described method of multiple feed and implements in described chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2013101158037A CN103164009A (en) | 2013-04-03 | 2013-04-03 | Power-on and power-off reset circuit with multiple power supplies and operation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2013101158037A CN103164009A (en) | 2013-04-03 | 2013-04-03 | Power-on and power-off reset circuit with multiple power supplies and operation method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103164009A true CN103164009A (en) | 2013-06-19 |
Family
ID=48587159
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2013101158037A Pending CN103164009A (en) | 2013-04-03 | 2013-04-03 | Power-on and power-off reset circuit with multiple power supplies and operation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103164009A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103440027A (en) * | 2013-09-03 | 2013-12-11 | 深圳市芯海科技有限公司 | Singlechip and on-chip power-on reset circuit thereof |
| CN105406847A (en) * | 2015-11-27 | 2016-03-16 | 深圳市芯海科技有限公司 | Compact low-power-consumption multi-threshold reset circuit |
| CN106896888A (en) * | 2015-12-21 | 2017-06-27 | 华为技术有限公司 | A kind of device and method of factory reset |
| CN109521863A (en) * | 2018-11-20 | 2019-03-26 | 湖南国科微电子股份有限公司 | Chip and chip method for energizing and starting |
| CN114050814A (en) * | 2021-11-15 | 2022-02-15 | 上海东软载波微电子有限公司 | Reset device and power supply device |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020021597A1 (en) * | 2000-07-27 | 2002-02-21 | Hiroyuki Obata | Semiconductor integrated circuit device |
| CN1481075A (en) * | 2002-07-18 | 2004-03-10 | 三星电子株式会社 | Power-on reset circuit and method |
| CN1757164A (en) * | 2002-12-20 | 2006-04-05 | 皇家飞利浦电子股份有限公司 | Power voltage level monitoring and reset |
| US7111183B1 (en) * | 2002-10-10 | 2006-09-19 | Lattice Semiconductor Corporation | Expansion method for complex power-sequencing applications |
| CN101216788A (en) * | 2008-01-21 | 2008-07-09 | 珠海中慧微电子有限公司 | Reset control chip and method |
| CN101795129A (en) * | 2009-01-29 | 2010-08-04 | 精工电子有限公司 | Electrify restoration circuit |
| CN203178909U (en) * | 2013-04-03 | 2013-09-04 | 北京昆腾微电子有限公司 | Power-on and power-off reset circuit for multiple feed |
-
2013
- 2013-04-03 CN CN2013101158037A patent/CN103164009A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020021597A1 (en) * | 2000-07-27 | 2002-02-21 | Hiroyuki Obata | Semiconductor integrated circuit device |
| CN1481075A (en) * | 2002-07-18 | 2004-03-10 | 三星电子株式会社 | Power-on reset circuit and method |
| US7111183B1 (en) * | 2002-10-10 | 2006-09-19 | Lattice Semiconductor Corporation | Expansion method for complex power-sequencing applications |
| CN1757164A (en) * | 2002-12-20 | 2006-04-05 | 皇家飞利浦电子股份有限公司 | Power voltage level monitoring and reset |
| CN101216788A (en) * | 2008-01-21 | 2008-07-09 | 珠海中慧微电子有限公司 | Reset control chip and method |
| CN101795129A (en) * | 2009-01-29 | 2010-08-04 | 精工电子有限公司 | Electrify restoration circuit |
| CN203178909U (en) * | 2013-04-03 | 2013-09-04 | 北京昆腾微电子有限公司 | Power-on and power-off reset circuit for multiple feed |
Non-Patent Citations (1)
| Title |
|---|
| 陈龙: "基于TMS570的PROFIBUS-DP轨道电路通信板设计", 《中国优秀硕士学位论文全文数据库工程科技II辑》 * |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103440027A (en) * | 2013-09-03 | 2013-12-11 | 深圳市芯海科技有限公司 | Singlechip and on-chip power-on reset circuit thereof |
| CN103440027B (en) * | 2013-09-03 | 2017-01-18 | 深圳市芯海科技有限公司 | Singlechip and on-chip power-on reset circuit thereof |
| CN105406847A (en) * | 2015-11-27 | 2016-03-16 | 深圳市芯海科技有限公司 | Compact low-power-consumption multi-threshold reset circuit |
| CN106896888A (en) * | 2015-12-21 | 2017-06-27 | 华为技术有限公司 | A kind of device and method of factory reset |
| US10372180B2 (en) | 2015-12-21 | 2019-08-06 | Huawei Technologies Co., Ltd. | Factory reset apparatus and method |
| CN106896888B (en) * | 2015-12-21 | 2020-04-21 | 华为技术有限公司 | Device and method for restoring factory settings |
| US10719106B2 (en) | 2015-12-21 | 2020-07-21 | Huawei Technologies Co., Ltd. | Factory reset apparatus and method |
| CN109521863A (en) * | 2018-11-20 | 2019-03-26 | 湖南国科微电子股份有限公司 | Chip and chip method for energizing and starting |
| CN109521863B (en) * | 2018-11-20 | 2020-09-11 | 湖南国科微电子股份有限公司 | Chip and chip power-on starting method |
| CN114050814A (en) * | 2021-11-15 | 2022-02-15 | 上海东软载波微电子有限公司 | Reset device and power supply device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101825916B (en) | Computer system | |
| US11385985B2 (en) | Server power consumption management method and device | |
| CN103984610B (en) | FPGA (Field Programmable Gate Array) based power failure protection system and method | |
| US9223394B2 (en) | Rack and power control method thereof | |
| CN103164009A (en) | Power-on and power-off reset circuit with multiple power supplies and operation method thereof | |
| CN105045366A (en) | Multi-power-supply management control device, system and method applied to processor system | |
| CN104216499A (en) | Equipment cabinet and power source control method thereof | |
| CN104113211B (en) | Low-power-dissipation hysteresis voltage detection circuit applied to energy acquisition system | |
| CN203178909U (en) | Power-on and power-off reset circuit for multiple feed | |
| CN203520222U (en) | LDO (low dropout regulator) | |
| US20120242146A1 (en) | Power Management Device | |
| CN112187232B (en) | Power-on detection circuit and power-on detection method | |
| US8762753B2 (en) | Power management circuit using two configuration signals to control the power modes of two circuit modules using two crosslinked multiplexers and a level shifter | |
| CN105529944A (en) | Power adapter and electronic system using same | |
| CN102346529B (en) | Power supply control circuit | |
| CN103631304B (en) | Mu balanced circuit | |
| WO2018004898A1 (en) | Bi-directional precharge mechanism for charger circuits | |
| TW201712997A (en) | Power on reset circuit, power on reset method and electric device using the same | |
| CN203708211U (en) | Power-on delay circuit of low dropout linear regulator | |
| US9882372B2 (en) | Electronic device and power protection method | |
| KR20190002680A (en) | Voltage generating device and semiconductor chip | |
| CN103135645A (en) | Rapid disconnection control circuit applied to power management circuit | |
| CN107612339B (en) | Control method of integrated DC/DC power supply front-end controller | |
| TWI744581B (en) | Electronic device and powering method thereof | |
| CN111917399A (en) | Time sequence control circuit and control method for enhancing reliability of abnormal power failure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 100195 Beijing, Yuquan, No. 23 Haidian District Road, building No. 4 Applicant after: KT MICRO, Inc. Address before: 100195 Beijing, Yuquan, No. 23 Haidian District Road, building No. 4 Applicant before: Beijing Kunteng electronic Limited by Share Ltd. Address after: 100195 Beijing, Yuquan, No. 23 Haidian District Road, building No. 4 Applicant after: Beijing Kunteng electronic Limited by Share Ltd. Address before: 100195 Beijing, Yuquan, No. 23 Haidian District Road, building No. 4 Applicant before: KT MICRO Inc. (BEIJING) |
|
| COR | Change of bibliographic data | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130619 |
|
| WD01 | Invention patent application deemed withdrawn after publication |