[go: up one dir, main page]

WO2012032654A1 - Substrate with built-in components - Google Patents

Substrate with built-in components Download PDF

Info

Publication number
WO2012032654A1
WO2012032654A1 PCT/JP2010/065626 JP2010065626W WO2012032654A1 WO 2012032654 A1 WO2012032654 A1 WO 2012032654A1 JP 2010065626 W JP2010065626 W JP 2010065626W WO 2012032654 A1 WO2012032654 A1 WO 2012032654A1
Authority
WO
WIPO (PCT)
Prior art keywords
component
pad
conductive
insulating base
components
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2010/065626
Other languages
French (fr)
Japanese (ja)
Inventor
戸田光昭
清水良一
長谷川琢哉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Meiko Electronics Co Ltd
Original Assignee
Meiko Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meiko Electronics Co Ltd filed Critical Meiko Electronics Co Ltd
Priority to PCT/JP2010/065626 priority Critical patent/WO2012032654A1/en
Priority to CN201080069036.5A priority patent/CN103098565B/en
Priority to KR1020137006798A priority patent/KR101713640B1/en
Priority to JP2012532818A priority patent/JP5659234B2/en
Priority to TW100129324A priority patent/TWI539870B/en
Publication of WO2012032654A1 publication Critical patent/WO2012032654A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • H05K1/188—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or attaching to a structure having a conductive layer, e.g. a metal foil, such that the terminals of the component are connected to or adjacent to the conductive layer before embedding, and by using the conductive layer, which is patterned after embedding, at least partially for connecting the component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0338—Transferring metal or conductive material other than a circuit pattern, e.g. bump, solder, printed component

Definitions

  • the present invention relates to a component built-in substrate in which an electrical component or an electronic component is embedded in an insulating base material.
  • a component-embedded substrate is disclosed in Patent Document 1.
  • the component-embedded substrate described in Patent Document 1 includes an insulating base, a conductor circuit formed on both sides, and an electronic component.
  • This electronic component is a built-in component that is embedded in an insulating base material and has a terminal portion connected to a connection terminal portion provided on the substrate side and connected to a conductor circuit.
  • Patent Document 1 describes an example in which a connection terminal portion for connecting to a connection terminal of the component-embedded substrate is formed using a solder resist layer.
  • the solder resist layer is formed by exposure, development, ultraviolet curing or thermal curing after screen printing. For this reason, if a solder resist layer is formed between adjacent built-in components, it is difficult to reduce the interval between the built-in components. That is, it is difficult to increase the density of components with respect to the substrate surface. Further, when the substrate is manufactured by the transfer method as in Patent Document 1, it is difficult to increase the density of the wiring because the conductor pattern is designed larger than the connection portion with the electronic component.
  • the present invention takes the above-described conventional technology into consideration, and can be arranged with a small interval between built-in components. Therefore, it is possible to increase the density of components (improving the mounting density of components) and to further improve the wiring.
  • An object of the present invention is to provide a component-embedded substrate capable of increasing the density.
  • a resin-made insulating base material formed in a plate shape, a plurality of electronic or electrical components embedded in the insulating base material, and the parts include a bonding material.
  • a plate-like conductive pad that is mounted on one surface, the one surface and the peripheral side surface are covered with the insulating base, and the other surface of the conductive pad is within the outer edge of the other surface.
  • the component-embedded substrate is provided with a conductor pattern formed on the substrate.
  • the conductor pattern is formed by exposing a part of the other surface.
  • the component is provided with a plurality of connection terminals, and the conductive pads are electrically connected to the connection terminals via the bonding material, and the respective conductive elements connected to the connection terminals are connected.
  • a pad unit is formed by a pad, and only the insulating base material is interposed between adjacent pad units.
  • the connection terminals are provided at both end portions of the component, and the pad unit is arranged so that the conductive pads face each other as a pad pair.
  • a spacer is provided between the conductive pads forming the pad pair to maintain a distance between the component and the surface of the insulating base.
  • the bonding material is solder
  • the spacer is a solder resist.
  • the component-embedded substrate of the present invention includes an insulating base, a plurality of components, a conductive pad, and a conductive pattern, and the conductive pattern is within the outer edge of the pattern forming surface that is the other surface of the conductive pad, that is, equivalent to the outer edge. Alternatively, it is formed in a range smaller than the outer edge. Therefore, the conductor pattern is not formed beyond the outer edge of the conductive pad, and the interval between the components is determined by the size of the conductive pad. Thereby, since the space
  • a pad pair is formed by conductive pads respectively connected to the connection terminals of the component, and only the insulating base material is interposed between the pad pairs. Therefore, since the conventional solder resist layer is not formed, the space
  • a pad pair is formed in the case of a two-terminal component such as a resistor or a capacitor. In the case of a multi-terminal component (transistor, IC, LSI, etc.) with more connection terminals, it is connected to each connection terminal.
  • a pad unit is formed with a conductive pad. The effect is the same in the case of the pad unit.
  • the spacer is preferably a solder resist.
  • FIG. 1 is a schematic cross-sectional view of a component built-in substrate according to the present invention.
  • FIG. 2 is an AA view of FIG. 1. It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this
  • a component-embedded substrate 1 includes a plate-shaped insulating base 2.
  • This insulating substrate 2 is made of resin, for example, a prepreg.
  • An electronic or electrical component 3 is embedded in the insulating base 2.
  • a plurality of the components 3 are embedded in the insulating base material 2.
  • a plate-like conductive pad 4 is embedded in the insulating base 2. Specifically, one surface (component mounting surface 4 a) and the peripheral side surface of the conductive pad 4 are covered with the insulating base material 2, and the other surface is formed flush with the surface of the insulating base material 2. That is, the other surface (pattern forming surface 4 b described later) of the conductive pad 4 is exposed from the insulating substrate 2.
  • the conductive pad is, for example, a gold plating pad.
  • the component 3 described above is mounted on one surface (component mounting surface 4a) of the conductive pad 4.
  • the conductive pads 4 are respectively arranged corresponding to the connection terminals 5 provided at both ends of the component 3 and are electrically connected via the bonding material 6.
  • the bonding material 6 for example, solder or a conductive adhesive is used.
  • a pad pair 8 is formed by each conductive pad 4 (a set of two conductive pads 4 connected to each connection terminal 5) on which the same component 3 is mounted.
  • a two-terminal component such as a resistor or a capacitor is taken as an example.
  • the pad pair 8 is a pad unit.
  • the pad unit is composed of three or more conductive pads 4.
  • a conductor pattern 7 is formed on the other surface (pattern forming surface 4b) of the conductive pad 4.
  • the conductor pattern 7 is formed within the outer edge of the pattern forming surface 4b.
  • the conductor pattern 7 is formed inside the outer edge of the pattern forming surface 4b.
  • the conductor pattern 7 is not formed so as to protrude from the conductive pad 4, the distance between the conductive pads 4 (actually the pad pair 8) can be narrowed. Thereby, the mounting density with respect to the product board
  • the conductor pattern 7 is formed in a range smaller than the outer edge of the other surface (pattern forming surface 4b), that is, a part of the other surface is exposed, the component is surely obtained. 3 can be improved.
  • the wiring portion 9 connected to the conductor pattern 7 is provided between the components 3, the interval between the component 3 and the wiring portion 9 can be reduced, and the mounting density of the components 3 is also reduced. Can be improved.
  • the position where the wiring portion 9 is provided can be as close to the conductive pad 4 as possible, the wiring density can be increased.
  • a spacer 10 is provided between the conductive pads 4 forming the pad pair 8, that is, below the component 3 (in the drawing, the spacer 10 is described only for some components 3).
  • the spacer 10 is for maintaining a distance between the component 3 and the surface of the insulating base 2. By providing this spacer 10, the sinking of the component 3 can be prevented. This is particularly effective when the bonding material is solder.
  • the spacer 10 is preferably a solder resist. By changing the shape and height of the spacer 10, it is possible to control the installation height of the parts.
  • the conductive layer 12 is formed on the support plate 11.
  • the support plate 11 is, for example, a SUS plate.
  • the conductive layer 2 is a copper thin film made of, for example, copper plating.
  • the above-described conductive pad 4 is placed on the conductive layer 12.
  • the conductive pad 4 is a gold-plated pad
  • the conductive pad 4 is subjected to soft etching on a copper pad, and then has a nickel thickness of 1 ⁇ m to 10 ⁇ m (preferably 5 ⁇ m) and a gold thickness of 0.01 ⁇ m to 1 ⁇ m (preferably 0 ⁇ m). (0.03 ⁇ m) gold plating treatment.
  • the soft etching the surface of the conductive pad 4 is 0 ⁇ m to 1.5 ⁇ m in terms of surface roughness (Rz), and is thus formed flat.
  • Rz surface roughness
  • the surface of the conductive layer 12 is roughened to form a rough surface 12a.
  • This roughening treatment is performed by etching the copper surface with respect to the surface of the conductive layer 2 to form an organic film using a blackening reduction treatment, a bond film treatment, or a CZ treatment.
  • the surface roughness (Rz) is, for example, 0.1 ⁇ m to 10 ⁇ m.
  • the bond film process is a process using a chemical solution manufactured by ATOTECH. This is a treatment for improving the resin adhesion by roughening the copper surface and forming an organometallic film.
  • the CZ process is a process using a chemical solution manufactured by MEC. This is for improving the roughening of the copper surface and the resin adhesion.
  • the bonding material 6 is disposed on the component mounting surface 4 a of the conductive pad 4.
  • the bonding material 6 is an example of solder.
  • the connection terminal 5 of the component 3 and the conductive pad 4 are electrically connected through a bonding material 6.
  • reflow soldering is performed.
  • the component 3 is mounted on the conductive pad 4.
  • the rough surface 12a described above is formed up to a position in contact with the side edge of the conductive pad 4, it is possible to reliably prevent the solder from spreading beyond the conductive pad 4. That is, the rough surface 12a plays a role of preventing the solder from spreading.
  • solder dam it is not necessary to form a solder dam as used conventionally. Since the solder dam is not necessary, the interval between the adjacent pad pairs 8 can be reduced. Thereby, the space
  • the component 3 is embedded in the insulating base 2. Specifically, the component 3 is sandwiched between the conductive layer 12 and the insulating base material 2, and the conductive layer 12 and the insulating base material 2 are pressed against each other. Thereafter, the support plate 11 is removed.
  • the conductor pattern 7 is formed on the pattern forming surface 4 b of the conductive pad 4.
  • the conductive pattern 2 is formed by removing a part of the conductive layer 2.
  • the conductor pattern 7 is formed by etching the conductive layer 12.
  • the conductive pad 4 becomes an etching resist, and the exposure of the bonding material 6 can be prevented.
  • the conductor pattern 7 is formed in a range equivalent to or smaller than the outer edge of the pattern forming surface 4b.
  • the wiring portion 9 may be formed simultaneously with the formation of the conductor pattern 7.
  • the figure shows an example of a single-sided substrate in which the conductor pattern 7 is formed only on one side of the substrate, it is naturally applicable to a double-sided substrate.
  • the present invention can also be applied to a multilayer substrate in which these are combined.
  • Component Embedded Board 1 Component Embedded Board 2 Insulating Base Material 3 Component 4 Conductive Pad 4a Component Mounting Surface (One Surface) 4b Pattern formation surface (the other surface) 5 Connection terminal 6 Bonding material 7 Conductive pattern 8 Pad pair 9 Wiring part 10 Spacer 11 Support plate 12 Conductive layer 12a

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

Provided is a substrate with built-in components, which is provided with: a resin insulating base material (2) formed in a board-shape; a plurality of electronic or electric components (3) embedded in the insulating base material (2); a board-shaped conductive pad (4), which has the components (3) mounted on one surface (4a) with a bonding material (6) therebetween, and which has the surface (4a) and the circumferential side surface covered with the insulating base material (2); and a conductor pattern (7), which is formed on the other surface (4b) of the conductive pad (4) within the outer edge of the surface (4b). Consequently, the mounting density of the components (3) can be improved.

Description

部品内蔵基板Component built-in board

　本発明は、電気部品あるいは電子部品を絶縁基材内に埋設させた部品内蔵基板に関するものである。 The present invention relates to a component built-in substrate in which an electrical component or an electronic component is embedded in an insulating base material.

　部品内蔵基板が特許文献１に開示されている。特許文献１に記載の部品内蔵基板は、絶縁基材と、この両面に形成された導体回路と、電子部品とを備えたものである。この電子部品は、絶縁基材の中に埋設され、その端子部が基板側に設けられた接続端子部と接続して導体回路に接続している内蔵部品である。この部品内蔵基板の接続端子と接続させるための接続端子部が、ソルダレジスト層を用いて形成されている例が特許文献１には記載されている。 A component-embedded substrate is disclosed in Patent Document 1. The component-embedded substrate described in Patent Document 1 includes an insulating base, a conductor circuit formed on both sides, and an electronic component. This electronic component is a built-in component that is embedded in an insulating base material and has a terminal portion connected to a connection terminal portion provided on the substrate side and connected to a conductor circuit. Patent Document 1 describes an example in which a connection terminal portion for connecting to a connection terminal of the component-embedded substrate is formed using a solder resist layer.

　しかしながら、ソルダレジスト層は、スクリーン印刷後に露光、現像、紫外線硬化又は熱硬化で形成されている。このため、隣り合う内蔵部品間にソルダレジスト層が形成されていると、内蔵部品間隔を狭めることが困難である。すなわち、基板表面に対する部品の高密度化を図ることが困難である。また、特許文献１のように転写法で基板を作製する場合、導体パターンは電子部品との接続部より大きく設計されるため、配線の高密度化も図ることが困難である。 However, the solder resist layer is formed by exposure, development, ultraviolet curing or thermal curing after screen printing. For this reason, if a solder resist layer is formed between adjacent built-in components, it is difficult to reduce the interval between the built-in components. That is, it is difficult to increase the density of components with respect to the substrate surface. Further, when the substrate is manufactured by the transfer method as in Patent Document 1, it is difficult to increase the density of the wiring because the conductor pattern is designed larger than the connection portion with the electronic component.

特開２０１０－２７９１７号公報JP 2010-27917 A

　本発明は、上記従来技術を考慮したものであって、内蔵部品同士の間隔を狭めて配置することができ、したがって部品の高密度化（部品の実装密度の向上）を図り、さらには配線の高密度化も図ることができる部品内蔵基板を提供することを目的とする。 The present invention takes the above-described conventional technology into consideration, and can be arranged with a small interval between built-in components. Therefore, it is possible to increase the density of components (improving the mounting density of components) and to further improve the wiring. An object of the present invention is to provide a component-embedded substrate capable of increasing the density.

　前記目的を達成するため、本発明では、板形状に形成された樹脂製の絶縁基材と、該絶縁基材内に埋設された複数の電子又は電気的な部品と、該部品が接合材を介して一方の面に実装され、前記一方の面及び周側面が前記絶縁基材に覆われた板状の導電パッドと、該導電パッドの他方の面に形成され、前記他方の面の外縁以内に形成されている導体パターンとを備えたことを特徴とする部品内蔵基板を提供する。 In order to achieve the above object, in the present invention, a resin-made insulating base material formed in a plate shape, a plurality of electronic or electrical components embedded in the insulating base material, and the parts include a bonding material. A plate-like conductive pad that is mounted on one surface, the one surface and the peripheral side surface are covered with the insulating base, and the other surface of the conductive pad is within the outer edge of the other surface. The component-embedded substrate is provided with a conductor pattern formed on the substrate.

　好ましくは、前記導体パターンは、前記他方の面の一部を露出させて形成されていることを特徴としている。 Preferably, the conductor pattern is formed by exposing a part of the other surface.

　また、好ましくは、前記部品には複数の接続端子が設けられ、前記導電パッドは、前記接続端子に対し前記接合材を介して電気的に接続され、各接続端子に接続されたそれぞれの前記導電パッドでパッドユニットが形成され、隣り合う前記パッドユニット間には前記絶縁基材のみが介在していることを特徴としている。
　また、好ましくは、前記接続端子は前記部品の両端部に設けられ、前記パッドユニットはパッド対として前記導電パッドが対向して配設されていることを特徴としている。 Preferably, the component is provided with a plurality of connection terminals, and the conductive pads are electrically connected to the connection terminals via the bonding material, and the respective conductive elements connected to the connection terminals are connected. A pad unit is formed by a pad, and only the insulating base material is interposed between adjacent pad units.
Preferably, the connection terminals are provided at both end portions of the component, and the pad unit is arranged so that the conductive pads face each other as a pad pair.

　さらに好ましくは、前記パッド対を形成する前記導電パッド間に前記部品と前記絶縁基材の表面との間隔を保持するためのスペーサが設けられていることを特徴としている。
　また、前記接合材は半田であり、前記スペーサはソルダレジストであることを特徴としている。 More preferably, a spacer is provided between the conductive pads forming the pad pair to maintain a distance between the component and the surface of the insulating base.
Further, the bonding material is solder, and the spacer is a solder resist.

　本発明の部品内蔵基板は、絶縁基材と、複数の部品と、導電パッドと、導体パターンとを備え、導体パターンは導電パッドの他方の面であるパターン形成面の外縁以内、すなわち外縁と同等又は外縁より小さい範囲に形成される。したがって、導電パッドの外縁を越えて導体パターンが形成されることはなく、各部品間の間隔は導電パッドの大きさで決定される。これにより、導電パッド間の間隔を狭めて配置することができるので、部品の実装密度を向上させることができる。このとき、導体パターンが他方の面（パターン形成面）の外縁より小さい範囲、すなわち他方の面の一部を露出させて形成されていれば、確実に部品の実装密度を向上させることができる。 The component-embedded substrate of the present invention includes an insulating base, a plurality of components, a conductive pad, and a conductive pattern, and the conductive pattern is within the outer edge of the pattern forming surface that is the other surface of the conductive pad, that is, equivalent to the outer edge. Alternatively, it is formed in a range smaller than the outer edge. Therefore, the conductor pattern is not formed beyond the outer edge of the conductive pad, and the interval between the components is determined by the size of the conductive pad. Thereby, since the space | interval between conductive pads can be arrange | positioned and it can arrange | position, the mounting density of components can be improved. At this time, if the conductor pattern is formed in a range smaller than the outer edge of the other surface (pattern forming surface), that is, a part of the other surface is exposed, the mounting density of the components can be reliably improved.

　また、部品の接続端子にそれぞれ接続された導電パッドでパッド対を形成し、このパッド対間には絶縁基材のみが介在している。したがって、従来のようなソルダレジスト層が形成されていないので、パッド対間の間隔を狭めることができる。このため、部品の実装密度を向上させることができる。なお、パッド対を形成するのは抵抗やコンデンサ等の二端子部品の場合であり、接続端子がさらに多い場合の多端子部品（トランジスタ、ＩＣ、ＬＳＩ等）の場合はそれぞれの接続端子に接続される導電パッドでパッドユニットを形成する。パッドユニットの場合でも、効果は同様である。 Also, a pad pair is formed by conductive pads respectively connected to the connection terminals of the component, and only the insulating base material is interposed between the pad pairs. Therefore, since the conventional solder resist layer is not formed, the space | interval between pad pairs can be narrowed. For this reason, the mounting density of components can be improved. A pad pair is formed in the case of a two-terminal component such as a resistor or a capacitor. In the case of a multi-terminal component (transistor, IC, LSI, etc.) with more connection terminals, it is connected to each connection terminal. A pad unit is formed with a conductive pad. The effect is the same in the case of the pad unit.

　また、パッド対を形成する導電パッド間に部品と絶縁基材の表面との間隔を保持するためのスペーサを設けることで、部品の沈み込みを防止することができる。特に、接合材が半田である場合に有効である。スペーサはソルダレジストを用いることが好ましい。 Also, by providing a spacer for maintaining a gap between the component and the surface of the insulating base material between the conductive pads forming the pad pair, sinking of the component can be prevented. This is particularly effective when the bonding material is solder. The spacer is preferably a solder resist.

本発明に係る部品内蔵基板の概略断面図である。1 is a schematic cross-sectional view of a component built-in substrate according to the present invention. 図１のＡ－Ａ視図である。FIG. 2 is an AA view of FIG. 1. 本発明に係る部品内蔵基板の製造方法を順番に示す概略図である。It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. 本発明に係る部品内蔵基板の製造方法を順番に示す概略図である。It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. 本発明に係る部品内蔵基板の製造方法を順番に示す概略図である。It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. 本発明に係る部品内蔵基板の製造方法を順番に示す概略図である。It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. 本発明に係る部品内蔵基板の製造方法を順番に示す概略図である。It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. 本発明に係る部品内蔵基板の製造方法を順番に示す概略図である。It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention. 本発明に係る部品内蔵基板の製造方法を順番に示す概略図である。It is the schematic which shows in order the manufacturing method of the component built-in board which concerns on this invention.

　図１に示すように、本発明に係る部品内蔵基板１は、板形状の絶縁基材２を備えている。この絶縁基材２は、樹脂製であり、例えばプリプレグである。この絶縁基材２に電子又は電気的な部品３が埋設されている。この部品３は、絶縁基材２内に複数埋設されている。絶縁基材２内には、さらに板状の導電パッド４が埋設されている。具体的には、導電パッド４の一方の面（部品実装面４ａ）及び周側面が絶縁基材２に覆われ、他方の面は絶縁基材２の表面と面一に形成されている。すなわち、導電パッド４の他方の面（後述するパターン形成面４ｂ）は絶縁基材２から露出している。導電パッドは、例えば金めっきパッドである。 As shown in FIG. 1, a component-embedded substrate 1 according to the present invention includes a plate-shaped insulating base 2. This insulating substrate 2 is made of resin, for example, a prepreg. An electronic or electrical component 3 is embedded in the insulating base 2. A plurality of the components 3 are embedded in the insulating base material 2. A plate-like conductive pad 4 is embedded in the insulating base 2. Specifically, one surface (component mounting surface 4 a) and the peripheral side surface of the conductive pad 4 are covered with the insulating base material 2, and the other surface is formed flush with the surface of the insulating base material 2. That is, the other surface (pattern forming surface 4 b described later) of the conductive pad 4 is exposed from the insulating substrate 2. The conductive pad is, for example, a gold plating pad.

　上述した部品３は、この導電パッド４の一方の面（部品実装面４ａ）に実装されている。具体的には、部品３の両端部にそれぞれ設けられた接続端子５に対応して導電パッド４がそれぞれ配置され、接合材６を介して電気的に接続されている。接合材６は、例えば半田や導電性の接着剤が用いられる。また、同一の部品３を実装しているそれぞれの導電パッド４（それぞれの接続端子５と接続される２個一組の導電パッド４）でパッド対８が形成されている。なお、図の例では抵抗やコンデンサ等の二端子部品を例にしているが、トランジスタやＩＣ、ＬＳＩ等の接続端子がさらに多い多端子部品の場合、パッド対８はパッドユニットとなる。具体的には、パッドユニットは３個以上の導電パッド４で構成される。 The component 3 described above is mounted on one surface (component mounting surface 4a) of the conductive pad 4. Specifically, the conductive pads 4 are respectively arranged corresponding to the connection terminals 5 provided at both ends of the component 3 and are electrically connected via the bonding material 6. As the bonding material 6, for example, solder or a conductive adhesive is used. Further, a pad pair 8 is formed by each conductive pad 4 (a set of two conductive pads 4 connected to each connection terminal 5) on which the same component 3 is mounted. In the example shown in the figure, a two-terminal component such as a resistor or a capacitor is taken as an example. However, in the case of a multi-terminal component having more connection terminals such as a transistor, IC, or LSI, the pad pair 8 is a pad unit. Specifically, the pad unit is composed of three or more conductive pads 4.

　導電パッド４の他方の面（パターン形成面４ｂ）には、導体パターン７が形成されている。ここで、この導体パターン７はパターン形成面４ｂの外縁以内に形成されている。図１及び図２の例では、パターン形成面４ｂの外縁よりも内側に導体パターン７が形成されている。このように、パターン形成面４ｂの外縁と同等又は外縁より小さい範囲に導体パターン７が形成されるので、導電パッド４の外縁を越えて導体パターン７が形成されることはない。このため、各部品３間の間隔、すなわちパッド対８間の間隔は導電パッド４の大きさで決定される。つまり、導体パターン７が導電パッド４からはみ出て形成されていないので、導電パッド４（実際にはパッド対８）間の間隔を狭めて配置することができる。これにより、部品３の製品基板に対する実装密度を向上させることができる。 On the other surface (pattern forming surface 4b) of the conductive pad 4, a conductor pattern 7 is formed. Here, the conductor pattern 7 is formed within the outer edge of the pattern forming surface 4b. In the example of FIGS. 1 and 2, the conductor pattern 7 is formed inside the outer edge of the pattern forming surface 4b. Thus, since the conductor pattern 7 is formed in a range equal to or smaller than the outer edge of the pattern forming surface 4b, the conductor pattern 7 is not formed beyond the outer edge of the conductive pad 4. For this reason, the interval between the components 3, that is, the interval between the pad pair 8 is determined by the size of the conductive pad 4. That is, since the conductor pattern 7 is not formed so as to protrude from the conductive pad 4, the distance between the conductive pads 4 (actually the pad pair 8) can be narrowed. Thereby, the mounting density with respect to the product board | substrate of the components 3 can be improved.

　このとき、図１や図２のように導体パターン７が他方の面（パターン形成面４ｂ）の外縁より小さい範囲、すなわち他方の面の一部を露出させて形成されていれば、確実に部品３の実装密度を向上させることができる。また、図２で示すように、部品３間に導体パターン７と接続される配線部９を設けても、部品３と配線部９との間隔を狭めることができ、やはり部品３の実装密度を向上させることができる。また、配線部９を設ける位置も可能な限り導電パッド４に近付けることができるので、配線の高密度化も図ることができる。 At this time, as shown in FIGS. 1 and 2, if the conductor pattern 7 is formed in a range smaller than the outer edge of the other surface (pattern forming surface 4b), that is, a part of the other surface is exposed, the component is surely obtained. 3 can be improved. In addition, as shown in FIG. 2, even if the wiring portion 9 connected to the conductor pattern 7 is provided between the components 3, the interval between the component 3 and the wiring portion 9 can be reduced, and the mounting density of the components 3 is also reduced. Can be improved. In addition, since the position where the wiring portion 9 is provided can be as close to the conductive pad 4 as possible, the wiring density can be increased.

　一方、隣り合うパッド対８の間には、絶縁基材２のみが介在している。すなわち、隣り合うパッド対８間には、従来のようなソルダレジスト層が形成されていない。このため、パッド対８間の間隔が狭められている。このような構造は、部品３の実装密度の向上に寄与している。また、パッド対８を形成している導電パッド４間、すなわち部品３の下側には、スペーサ１０が設けられている（図では一部の部品３にのみスペーサ１０を記載している）。このスペーサ１０は、部品３と絶縁基材２の表面との間隔を保持するためのものである。このスペーサ１０を設けることで、部品３の沈み込みを防止することができる。特に、接合材が半田である場合に有効である。スペーサ１０は、ソルダレジストを用いることが好ましい。このスペーサ１０の形状や高さを変更することで、部品の設置高さを制御することも可能である。 On the other hand, only the insulating base material 2 is interposed between the adjacent pad pairs 8. That is, a conventional solder resist layer is not formed between adjacent pad pairs 8. For this reason, the space | interval between the pad pair 8 is narrowed. Such a structure contributes to an improvement in the mounting density of the components 3. In addition, a spacer 10 is provided between the conductive pads 4 forming the pad pair 8, that is, below the component 3 (in the drawing, the spacer 10 is described only for some components 3). The spacer 10 is for maintaining a distance between the component 3 and the surface of the insulating base 2. By providing this spacer 10, the sinking of the component 3 can be prevented. This is particularly effective when the bonding material is solder. The spacer 10 is preferably a solder resist. By changing the shape and height of the spacer 10, it is possible to control the installation height of the parts.

　本発明に係る部品内蔵基板の製造方法の一例を図３～図９に沿って以下に説明する。
　まず、図３に示すように、支持板１１上に導電層１２を形成する。支持板１１は、例えばＳＵＳ板である。導電層２は、例えば銅めっき等からなる銅薄膜である。次に、図４に示すように、導電層１２上に上述した導電パッド４を載置する。導電パッド４が金めっきパッドである場合、この導電パッド４は、銅製のパッドにソフトエッチングを施し、その後、ニッケル厚１μｍ～１０μｍ（好ましくは５μｍ）、金厚０．０１μｍ～１μｍ（好ましくは０．０３μｍ）の金めっき処理を施して形成される。ソフトエッチングされることにより、導電パッド４の表面は表面粗さ（Ｒｚ）で表わすと０μｍ～１．５μｍとなるので、平坦に形成される。なお、金めっきパッド７の表面を平坦化処理する方法として、マイクロエッチング又は酸洗浄又はプラズマエッチングを用いてもよい。 An example of a method for manufacturing a component-embedded substrate according to the present invention will be described below with reference to FIGS.
First, as shown in FIG. 3, the conductive layer 12 is formed on the support plate 11. The support plate 11 is, for example, a SUS plate. The conductive layer 2 is a copper thin film made of, for example, copper plating. Next, as shown in FIG. 4, the above-described conductive pad 4 is placed on the conductive layer 12. When the conductive pad 4 is a gold-plated pad, the conductive pad 4 is subjected to soft etching on a copper pad, and then has a nickel thickness of 1 μm to 10 μm (preferably 5 μm) and a gold thickness of 0.01 μm to 1 μm (preferably 0 μm). (0.03 μm) gold plating treatment. By the soft etching, the surface of the conductive pad 4 is 0 μm to 1.5 μm in terms of surface roughness (Rz), and is thus formed flat. As a method for planarizing the surface of the gold plating pad 7, micro etching, acid cleaning, or plasma etching may be used.

　そして、図５に示すように、導電層１２の表面に粗面化処理を施し、粗面１２ａを形成する。この粗面化処理は、黒化還元処理やボンドフィルム処理やＣＺ処理を用い、導電層２の表面に対して銅表面をエッチングし、有機皮膜を形成することによって行われる。その表面粗さ（Ｒｚ）は、例えば０．１μｍ～１０μｍである。ここで、ボンドフィルム処理とは、ＡＴＯＴＥＣＨ社製造の薬液による処理のことである。銅表面の粗面化と有機金属皮膜の形成による樹脂密着性を向上させるための処理である。また、ＣＺ処理とは、メック社製造の薬液による処理のことである。銅表面の粗面化及び樹脂密着性を向上させるためのものである。 Then, as shown in FIG. 5, the surface of the conductive layer 12 is roughened to form a rough surface 12a. This roughening treatment is performed by etching the copper surface with respect to the surface of the conductive layer 2 to form an organic film using a blackening reduction treatment, a bond film treatment, or a CZ treatment. The surface roughness (Rz) is, for example, 0.1 μm to 10 μm. Here, the bond film process is a process using a chemical solution manufactured by ATOTECH. This is a treatment for improving the resin adhesion by roughening the copper surface and forming an organometallic film. Further, the CZ process is a process using a chemical solution manufactured by MEC. This is for improving the roughening of the copper surface and the resin adhesion.

　そして、図６に示すように、導電パッド４の部品実装面４ａに接合材６を配置する。図では、接合材６が半田の例を示している。そして、図７に示すように、部品３の接続端子５と導電パッド４とを接合材６を介して電気的に接続する。図の例で具体的にいえば、リフローはんだ付けを行う。これにより、部品３が導電パッド４に実装される。このとき、上述した粗面１２ａは導電パッド４の側縁に接する位置まで形成されているので、導電パッド４を超えて半田が広がることを確実に防止できる。すなわち、粗面１２ａが半田の広がりを阻止する役割を果たす。したがって、従来用いていたようなソルダダムを形成する必要がない。ソルダダムが不要となったので、上述した隣り合うパッド対８間の間隔を狭めることができる。これにより、部品３を配置する間隔を狭めることができ、部品３の実装密度を向上させることができる。また、ソルダダムを形成するためのソルダレジスト形成工程が不要となるので、工程の短縮につながり、そのための材料も不要となるのでコストも削減できる。 Then, as shown in FIG. 6, the bonding material 6 is disposed on the component mounting surface 4 a of the conductive pad 4. In the figure, the bonding material 6 is an example of solder. Then, as shown in FIG. 7, the connection terminal 5 of the component 3 and the conductive pad 4 are electrically connected through a bonding material 6. Specifically, in the example of the figure, reflow soldering is performed. As a result, the component 3 is mounted on the conductive pad 4. At this time, since the rough surface 12a described above is formed up to a position in contact with the side edge of the conductive pad 4, it is possible to reliably prevent the solder from spreading beyond the conductive pad 4. That is, the rough surface 12a plays a role of preventing the solder from spreading. Therefore, it is not necessary to form a solder dam as used conventionally. Since the solder dam is not necessary, the interval between the adjacent pad pairs 8 can be reduced. Thereby, the space | interval which arrange | positions the components 3 can be narrowed, and the mounting density of the components 3 can be improved. In addition, since a solder resist forming process for forming the solder dam is not required, the process is shortened, and a material for the process is not required, so that the cost can be reduced.

　そして、図８に示すように、部品３を絶縁基材２内に埋設する。具体的には、導電層１２と絶縁基材２との間に部品３を挟み込み、導電層１２と絶縁基材２とを互いに圧接する。その後、支持板１１を除去する。 Then, as shown in FIG. 8, the component 3 is embedded in the insulating base 2. Specifically, the component 3 is sandwiched between the conductive layer 12 and the insulating base material 2, and the conductive layer 12 and the insulating base material 2 are pressed against each other. Thereafter, the support plate 11 is removed.

　そして、図９に示すように、導電パッド４のパターン形成面４ｂに導体パターン７を形成する。具体的には、導電層２の一部を除去して導体パターン７を形成する。この導体パターン７は、導電層１２にエッチング処理を施されて形成される。このとき、導電パッド４がエッチングレジストとなり、接合材６の露出を防止できる。さらには、実装された部品３の電気的な接続の信頼性が低下することも防止できる。この導体パターン７は、上述したように、パターン形成面４ｂの外縁と同等又はそれより小さい範囲に形成される。導体パターン７を形成すると同時に、配線部９を形成してもよい。このようにして、なお、図では基板の片面側のみに導体パターン７が形成された片面基板の例を示したが、両面基板としても当然適用できる。また、これらを組み合わせた多層基板としても当然適用できる。 Then, as shown in FIG. 9, the conductor pattern 7 is formed on the pattern forming surface 4 b of the conductive pad 4. Specifically, the conductive pattern 2 is formed by removing a part of the conductive layer 2. The conductor pattern 7 is formed by etching the conductive layer 12. At this time, the conductive pad 4 becomes an etching resist, and the exposure of the bonding material 6 can be prevented. Furthermore, it is possible to prevent the reliability of the electrical connection of the mounted component 3 from being lowered. As described above, the conductor pattern 7 is formed in a range equivalent to or smaller than the outer edge of the pattern forming surface 4b. The wiring portion 9 may be formed simultaneously with the formation of the conductor pattern 7. Thus, although the figure shows an example of a single-sided substrate in which the conductor pattern 7 is formed only on one side of the substrate, it is naturally applicable to a double-sided substrate. Of course, the present invention can also be applied to a multilayer substrate in which these are combined.

１　部品内蔵基板
２　絶縁基材
３　部品
４　導電パッド
４ａ　部品実装面（一方の面）
４ｂ　パターン形成面（他方の面）
５　接続端子
６　接合材
７　導体パターン
８　パッド対
９　配線部
１０　スペーサ
１１　支持板
１２　導電層
１２ａ　粗面 1 Component Embedded Board 2 Insulating Base Material 3 Component 4 Conductive Pad 4a Component Mounting Surface (One Surface)
4b Pattern formation surface (the other surface)
5 Connection terminal 6 Bonding material 7 Conductive pattern 8 Pad pair 9 Wiring part 10 Spacer 11 Support plate 12 Conductive layer 12a

Claims (6)

　板形状に形成された樹脂製の絶縁基材と、
　該絶縁基材内に埋設された複数の電子又は電気的な部品と、
　該部品が接合材を介して一方の面に実装され、前記一方の面及び周側面が前記絶縁基材に覆われた板状の導電パッドと、
　該導電パッドの他方の面に形成され、前記他方の面の外縁以内に形成されている導体パターンと
を備えたことを特徴とする部品内蔵基板。 A resin insulating base formed in a plate shape;
A plurality of electronic or electrical components embedded in the insulating substrate;
The component is mounted on one surface via a bonding material, and the plate-like conductive pad in which the one surface and the peripheral side surface are covered with the insulating substrate;
A component-embedded board comprising: a conductive pattern formed on the other surface of the conductive pad and formed within an outer edge of the other surface. 　前記導体パターンは、前記他方の面の一部を露出させて形成されていることを特徴とする請求項１に記載の部品内蔵基板。 2. The component built-in board according to claim 1, wherein the conductor pattern is formed by exposing a part of the other surface. 　前記部品には複数の接続端子が設けられ、
　前記導電パッドは、前記接続端子に対し前記接合材を介して電気的に接続され、
　各接続端子に接続されたそれぞれの前記導電パッドでパッドユニットが形成され、
　隣り合う前記パッドユニット間には前記絶縁基材のみが介在していることを特徴とする請求項１に記載の部品内蔵基板。 The component is provided with a plurality of connection terminals,
The conductive pad is electrically connected to the connection terminal via the bonding material,
A pad unit is formed with each of the conductive pads connected to each connection terminal,
The component built-in board according to claim 1, wherein only the insulating base material is interposed between the adjacent pad units. 　前記接続端子は前記部品の両端部に設けられ、前記パッドユニットはパッド対として前記導電パッドが対向して配設されていることを特徴とする請求項３に記載の部品内蔵基板。 4. The component-embedded substrate according to claim 3, wherein the connection terminals are provided at both ends of the component, and the conductive pads are arranged to face the pad unit as a pad pair. 　前記パッド対を形成する前記導電パッド間に前記部品と前記絶縁基材の表面との間隔を保持するためのスペーサが設けられていることを特徴とする請求項４に記載の部品内蔵基板。 5. The component-embedded substrate according to claim 4, wherein a spacer is provided between the conductive pads forming the pad pair to maintain a distance between the component and the surface of the insulating base. 　前記接合材は半田であり、前記スペーサはソルダレジストであることを特徴とする請求項５に記載の部品内蔵基板。 6. The component built-in board according to claim 5, wherein the bonding material is solder, and the spacer is a solder resist.
PCT/JP2010/065626 2010-09-10 2010-09-10 Substrate with built-in components Ceased WO2012032654A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
PCT/JP2010/065626 WO2012032654A1 (en) 2010-09-10 2010-09-10 Substrate with built-in components
CN201080069036.5A CN103098565B (en) 2010-09-10 2010-09-10 Substrate with built-in components
KR1020137006798A KR101713640B1 (en) 2010-09-10 2010-09-10 Substrate with built-in components
JP2012532818A JP5659234B2 (en) 2010-09-10 2010-09-10 Component built-in board
TW100129324A TWI539870B (en) 2010-09-10 2011-08-17 Built-in components of the substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2010/065626 WO2012032654A1 (en) 2010-09-10 2010-09-10 Substrate with built-in components

Publications (1)

Publication Number Publication Date
WO2012032654A1 true WO2012032654A1 (en) 2012-03-15

Family

ID=45810274

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2010/065626 Ceased WO2012032654A1 (en) 2010-09-10 2010-09-10 Substrate with built-in components

Country Status (5)

Country Link
JP (1) JP5659234B2 (en)
KR (1) KR101713640B1 (en)
CN (1) CN103098565B (en)
TW (1) TWI539870B (en)
WO (1) WO2012032654A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014041602A1 (en) * 2012-09-11 2014-03-20 株式会社メイコー Method for manufacturing substrate with built-in component and substrate with built-in component using same
WO2014041601A1 (en) * 2012-09-11 2014-03-20 株式会社メイコー Method for manufacturing embedded component substrate, and embedded component substrate manufactured using this method
JP2023021803A (en) * 2021-08-02 2023-02-14 パナソニックＩｐマネジメント株式会社 Mounting board and method for manufacturing mounting board

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102281458B1 (en) * 2014-06-23 2021-07-27 삼성전기주식회사 Printed circuit board having an embedded device, semiconductor package and method of manufacturing the same
US20220312591A1 (en) * 2021-03-26 2022-09-29 Juniper Networks, Inc. Substrate with conductive pads and conductive layers

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10308573A (en) * 1997-05-02 1998-11-17 Nec Corp Printed wiring board
WO2009001621A1 (en) * 2007-06-26 2008-12-31 Murata Manufacturing Co., Ltd. Manufacturing method for part built-in substrate

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4034073B2 (en) * 2001-05-11 2008-01-16 株式会社ルネサステクノロジ Manufacturing method of semiconductor device
JP2006324567A (en) * 2005-05-20 2006-11-30 Matsushita Electric Ind Co Ltd Component built-in substrate and manufacturing method thereof
JP4874305B2 (en) * 2008-07-22 2012-02-15 株式会社メイコー Circuit board with built-in electric / electronic components and manufacturing method thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10308573A (en) * 1997-05-02 1998-11-17 Nec Corp Printed wiring board
WO2009001621A1 (en) * 2007-06-26 2008-12-31 Murata Manufacturing Co., Ltd. Manufacturing method for part built-in substrate

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014041602A1 (en) * 2012-09-11 2014-03-20 株式会社メイコー Method for manufacturing substrate with built-in component and substrate with built-in component using same
WO2014041601A1 (en) * 2012-09-11 2014-03-20 株式会社メイコー Method for manufacturing embedded component substrate, and embedded component substrate manufactured using this method
US9355990B2 (en) 2012-09-11 2016-05-31 Meiko Electronics Co., Ltd. Manufacturing method of device embedded substrate and device embedded substrate manufactured by this method
JPWO2014041602A1 (en) * 2012-09-11 2016-08-12 株式会社メイコー Manufacturing method of component-embedded substrate and component-embedded substrate using the same
US9596765B2 (en) 2012-09-11 2017-03-14 Meiko Electronics Co., Ltd. Manufacturing method for component incorporated substrate and component incorporated substrate manufactured using the method
JP2023021803A (en) * 2021-08-02 2023-02-14 パナソニックＩｐマネジメント株式会社 Mounting board and method for manufacturing mounting board
JP7710168B2 (en) 2021-08-02 2025-07-18 パナソニックＩｐマネジメント株式会社 Mounting board and method for manufacturing the same

Also Published As

Publication number Publication date
KR101713640B1 (en) 2017-03-08
TW201216793A (en) 2012-04-16
KR20140006771A (en) 2014-01-16
CN103098565B (en) 2016-08-03
JP5659234B2 (en) 2015-01-28
TWI539870B (en) 2016-06-21
JPWO2012032654A1 (en) 2013-12-12
CN103098565A (en) 2013-05-08

Similar Documents

Publication Publication Date Title
US8893380B2 (en) Method of manufacturing a chip embedded printed circuit board
US9024203B2 (en) Embedded printed circuit board and method for manufacturing same
CN101286457A (en) Wiring board and manufacturing method thereof
CN104756615B (en) Printed circuit board
TW200731898A (en) Circuit board structure and method for fabricating the same
JP5659234B2 (en) Component built-in board
CN104425286A (en) IC carrier plate, semiconductor device having the same and manufacturing method of the IC carrier plate
JP2011228605A (en) Method of manufacturing printed board, and printed board using the same
KR101905879B1 (en) The printed circuit board and the method for manufacturing the same
US20120043114A1 (en) Device-embedded flexible printed circuit board and manufacturing method thereof
KR101669534B1 (en) Circuit board with bumps and method of manufacturing the same
WO2014125567A1 (en) Substrate with built-in component, and manufacturing method for same
KR101048515B1 (en) Electronic printed circuit board and its manufacturing method
JP2014232812A (en) Printed wiring board and manufacturing method thereof
TW201138582A (en) Substrate with built-in components, multilayer substrate using the same, and manufacturing method of substrate with built-in components
KR20080061816A (en) Printed circuit board and manufacturing method thereof
TW201316856A (en) Substrate with built-in component and method of manufacturing the same
KR20160009577A (en) Component-embedded substrate and manufacturing method for same
WO2011132274A1 (en) Substrate with built-in component, multilayer substrate using same, and method for manufacturing substrate with built-in component
KR101047484B1 (en) Electronic printed circuit board and its manufacturing method
KR20140025824A (en) Manufacturing method of electronic chip embedded circuit board
KR101013994B1 (en) Electronic printed circuit board and its manufacturing method
KR100972050B1 (en) Electronic printed circuit board and its manufacturing method
WO2011135670A1 (en) Method of manufacturing substrate with built-in part, and substrate with built-in part using same
JP2004179485A (en) Manufacturing method of printed wiring board and printed wiring board

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201080069036.5

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10856999

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2012532818

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20137006798

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 10856999

Country of ref document: EP

Kind code of ref document: A1