[go: up one dir, main page]

WO2010038168A3 - Calcul d'ensemble à instructions limitées (lisc), calcul d'ensemble à zéro instruction (zisc), processeur /machine de calcul/appareil basés sur un ensemble d'instructions de liaison dynamique (dlisc) - Google Patents

Calcul d'ensemble à instructions limitées (lisc), calcul d'ensemble à zéro instruction (zisc), processeur /machine de calcul/appareil basés sur un ensemble d'instructions de liaison dynamique (dlisc) Download PDF

Info

Publication number
WO2010038168A3
WO2010038168A3 PCT/IB2009/054116 IB2009054116W WO2010038168A3 WO 2010038168 A3 WO2010038168 A3 WO 2010038168A3 IB 2009054116 W IB2009054116 W IB 2009054116W WO 2010038168 A3 WO2010038168 A3 WO 2010038168A3
Authority
WO
WIPO (PCT)
Prior art keywords
instruction set
computing
dlisc
zisc
lisc
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2009/054116
Other languages
English (en)
Other versions
WO2010038168A2 (fr
Inventor
Suminda Dharmasena
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of WO2010038168A2 publication Critical patent/WO2010038168A2/fr
Publication of WO2010038168A3 publication Critical patent/WO2010038168A3/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3893—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
    • G06F9/3895—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros
    • G06F9/3897—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros with adaptable data path
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Devices For Executing Special Programs (AREA)

Abstract

L'invention concerne de nouveaux modes de calcul qui facilitent le parallélisme d'instructions de niveaux supérieurs. L'appareil selon l'invention est mis en oeuvre sous forme d'un réseau de fonctions dynamique dans lequel la topologie du réseau est modifiée de manière dynamique.
PCT/IB2009/054116 2008-10-02 2009-09-20 Calcul d'ensemble à instructions limitées (lisc), calcul d'ensemble à zéro instruction (zisc), processeur /machine de calcul/appareil basés sur un ensemble d'instructions de liaison dynamique (dlisc) Ceased WO2010038168A2 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
LK1513808 2008-10-02
LK15138 2008-10-02

Publications (2)

Publication Number Publication Date
WO2010038168A2 WO2010038168A2 (fr) 2010-04-08
WO2010038168A3 true WO2010038168A3 (fr) 2010-07-08

Family

ID=42035964

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2009/054116 Ceased WO2010038168A2 (fr) 2008-10-02 2009-09-20 Calcul d'ensemble à instructions limitées (lisc), calcul d'ensemble à zéro instruction (zisc), processeur /machine de calcul/appareil basés sur un ensemble d'instructions de liaison dynamique (dlisc)

Country Status (1)

Country Link
WO (1) WO2010038168A2 (fr)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007039837A2 (fr) * 2005-09-15 2007-04-12 Dharmasena Suminda Sirinath Sa Calcul a jeu d'instructions implicite (iisc)/ calcul a jeu d'instructions double (disc) / calcul a jeu d'instructions multiple recurrent, machine de calcul fondee sur ces types de calcul, appareil et processeur

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007039837A2 (fr) * 2005-09-15 2007-04-12 Dharmasena Suminda Sirinath Sa Calcul a jeu d'instructions implicite (iisc)/ calcul a jeu d'instructions double (disc) / calcul a jeu d'instructions multiple recurrent, machine de calcul fondee sur ces types de calcul, appareil et processeur

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
CORPORAAL H ET AL: "MOVE32INT, A SEA OF GATES REALIZATION OF A HIGH PERFORMANCE TRANSPORT TRIGGERED ARCHITECTURE", MICROPROCESSING AND MICROPROGRAMMING, ELSEVIER SCIENCE PUBLISHERS, BV., AMSTERDAM, NL LNKD- DOI:10.1016/0165-6074(93)90125-5, vol. 38, no. 1 / 05, 1 September 1993 (1993-09-01), pages 53 - 60, XP000383760, ISSN: 0165-6074 *
JAN HOOGERBRUGGE: "Code Generation for Transport Triggered Architectures", PROEFSCHRIFT UNIVERSITEIT DELFT, XX, XX, 5 February 1996 (1996-02-05), pages COMPLETE, XP002303070 *

Also Published As

Publication number Publication date
WO2010038168A2 (fr) 2010-04-08

Similar Documents

Publication Publication Date Title
WO2009149219A3 (fr) Boîte à outils de développement d'appareil
WO2008092778A3 (fr) Exécution d'instruction de commande dans un environnement de traitement
CO6241120A2 (es) (DIHIDRO)PIRROLO[2,1-á]ISOQUINOLINAS.
MX2014001731A (es) Matrices optimas de mezcla y uso de descorreladores en el procesamiento de audio espacial.
MX2009009292A (es) Compuestos activos en ppar.
GB2450448A (en) Method and apparatus for using dynamic workload characteristics to control CPU frequency and voltage scaling
EA200801959A1 (ru) Высокоразветвленный полипропилен
EP4280044A3 (fr) Appareil d'entrée d'informations
WO2008067240A3 (fr) Contrôleur bon marché comprenant une interface dynamiquement modifiable
WO2011092594A3 (fr) Algorithme d'expansion de régions
FR2943726B1 (fr) Capot d'entree tournant pour turbomachine, comprenant une extremite avant excentree
WO2012015806A3 (fr) Procédé de réduction du prélèvement de courant dormant et machine l'utilisant
WO2017176453A8 (fr) Procédé de sélection optimale de machine virtuelle (vm) pour un déploiement de fonction de réseau virtuel de centre de données multiples
WO2009108450A3 (fr) Publication centralisée de ressources de réseaux
PH12012502163A1 (en) Non-aqueous taxane pro-emulsion formulations and methods of making and using the same
WO2009105660A3 (fr) Capteurs répartis pour modélisation de la dynamique
GB2466425B (en) Computer networks
WO2009120377A3 (fr) Pare-feux de réseau
WO2010038168A3 (fr) Calcul d'ensemble à instructions limitées (lisc), calcul d'ensemble à zéro instruction (zisc), processeur /machine de calcul/appareil basés sur un ensemble d'instructions de liaison dynamique (dlisc)
FI20085772A7 (fi) Menetelmä pituusleikkurin käyttämiseksi
ATE522093T1 (de) Binaurales hörinstrument
IT1399700B1 (it) Joystick per l'esecuzione di comandi su macchine operatrici.
WO2012088352A3 (fr) Réseaux multidimensionnels
AU2013332237A8 (en) Method and apparatus for a distributed internet architecture
EP2245868A4 (fr) Accès internet mobile optimisé

Legal Events

Date Code Title Description
NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09809073

Country of ref document: EP

Kind code of ref document: A2

122 Ep: pct application non-entry in european phase

Ref document number: 09809073

Country of ref document: EP

Kind code of ref document: A2