[go: up one dir, main page]

WO2008110994A2 - Circuit intégré avec des parties de circuit mises hors tension - Google Patents

Circuit intégré avec des parties de circuit mises hors tension Download PDF

Info

Publication number
WO2008110994A2
WO2008110994A2 PCT/IB2008/050896 IB2008050896W WO2008110994A2 WO 2008110994 A2 WO2008110994 A2 WO 2008110994A2 IB 2008050896 W IB2008050896 W IB 2008050896W WO 2008110994 A2 WO2008110994 A2 WO 2008110994A2
Authority
WO
WIPO (PCT)
Prior art keywords
circuit portion
coupled
clamp
input
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2008/050896
Other languages
English (en)
Other versions
WO2008110994A3 (fr
Inventor
Zeljko Mrcarica
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Publication of WO2008110994A2 publication Critical patent/WO2008110994A2/fr
Publication of WO2008110994A3 publication Critical patent/WO2008110994A3/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption

Definitions

  • the present invention relates to an integrated circuit (IC) comprising a plurality of circuit portions including a first circuit portion coupled to switchable power means for selectively switching the first circuit portion between a powered down state and a powered up state, the first circuit portion having a plurality of outputs, each output being coupled to an input of another circuit portion via a signal path.
  • IC integrated circuit
  • the present invention further relates to a circuit portion for such an integrated circuit.
  • each circuit portion may have its own power supply, with the power supply being disabled during an inactive period of the circuit portion, or the circuit portions may be coupled to the same power supply via respective power switches that may be disabled if the circuit portion is not required to be active, and so on.
  • a well-known implication of powering down circuit portions of an IC is that the outputs of such a powered-down circuit portion may assume undefined logic values. This can jeopardize the correct operation of the IC, for instance if such an output is coupled to an input of an active circuit portion, where the undefined value can cause erroneous behaviour. It is therefore necessary to ensure that the outputs of a powered-down circuit portion maintain a well-defined value during its powered-down state.
  • a possible implementation of a protection against the occurrence of such undefined logic values involves the addition of a logic gate to each of the outputs of a circuit portion that may be powered down.
  • the logic gates are typically added for isolation of circuit portions.
  • the output of the circuit portion is coupled to one input of the logic gate and a control signal being coupled to the other input of the logic gate.
  • the logic gate may be an AND gate, with the control signal being a logic '0' during power- down mode of the circuit portion, and a logic "T in active mode of the circuit portion.
  • the logic '0' state of the control signal ensures that the output of the AND gate produces a logic '0' regardless of the logic value of the output of the powered-down circuit portion.
  • the present invention seeks to provide an integrated circuit according to the opening paragraph that does not require control logic for ensuring that the logic values on the outputs of a powered-down circuit portion cannot jeopardize the correct operation of another part of the IC.
  • each signal path comprises an output buffer, which may be integrated in the circuit portion, arranged to adopt a high impedance state in the powered down state, each signal path further comprising between its output buffer and its associated input a clamp coupled to further power means for clamping the signal path to a fixed logic value in said powered down state.
  • the invention is based on the realization that the clamp on the signal line, e.g. a weak pull-up or pull-down transistor, ensures that the signal line to which the clamp is coupled in maintains at the clamp value, while the buffer that switches to a high-impedance state in a powered down mode ensures that the output is conductively isolated from the signal line.
  • each input of the first circuit portion is coupled to an output of another voltage island via a signal path comprising an input buffer, which may be integrated in the first circuit portion, each input buffer being arranged to be powered down together with the first circuit portion.
  • the clamps used on the signal lines may be clamps that ensure that the last known logic value on the output before power-down is maintained on the signal line, or may be clamps that pull the signal line to a logic high or a logic low during the powered down state.
  • the clamps are monostable clamps to ensure that the clamps have minimal interference with the signal line when the first circuit portion is an active mode.
  • a preferred embodiment of a monostable clamp for pulling the signal line to a logic low comprises an inverter having its input coupled to the output of the first circuit portion and having its output coupled to the input of an nMOS transistor having its drain coupled to the signal line and its source coupled to a low potential source of the further power means.
  • a preferred embodiment of a monostable clamp for pulling the signal line to a logic high comprises an inverter having its input coupled to the output of the first circuit portion and having its output coupled to the input of an pMOS transistor having its source coupled to a high potential source of the further power means and its drain coupled to the signal line. This has the advantage that the clamp is disabled when the output is actively driven by the first circuit portion at a logic low.
  • Fig. 1 depicts an embodiment of an IC according to the present invention
  • Fig. 2 depicts another embodiment of an IC according to the present invention
  • Fig. 3 depicts a possible embodiment of an output buffer that adopts a high impedance state when powered down;
  • Fig. 4 shows an example of a monostable pull-down clamp connected in parallel to its signal line
  • Fig. 5 shows an example of a monostable pull-down clamp connected in series with its signal line
  • Fig. 6 shows an example of a monostable pull-up clamp connected in parallel to its signal line
  • Fig. 7 shows an example of a monostable pull-up clamp connected in series with its signal line
  • Fig. 8 shows an example of a monostable clamp keeping a last known value connected in parallel to its signal line;
  • Fig. 9 shows an example of a monostable clamp keeping a last known value connected in series to its signal line
  • Fig. 10 shows an electronic device comprising an IC according to the present invention. It should be understood that the Figures are merely schematic and are not drawn to scale. It should also be understood that the same reference numerals are used throughout the Figures to indicate the same or similar parts.
  • Fig. 1 shows a first embodiment of an IC 100 of the present invention including a first circuit portion 120 and further circuit portions 140, as well as a data communication bus 160.
  • a circuit portion is defined as any functional unit of an IC that can communicate with another functional unit of the IC.
  • the first circuit portion 120 is selectably connected to power supply lines VDD2 and VSS, i.e. the first circuit portion 120 can be selected to be disconnected from its power supply, as indicated by the switch in the supply line VDD2.
  • the first circuit portion 120 has a number of outputs 122 that are connected to the inputs 144 of further circuit portions 140 via signal paths 130 including high-impedance buffers 126, i.e. buffer elements that provide a high-impedance output in a powered-down state.
  • the high impedance buffers 126 should be disconnected from their power supply when the first circuit portion 120 is powered down.
  • the high impedance buffers 126 are fed by the same power supply rails, i.e. power supply lines VDD2 and VSS, as the first circuit portion 120.
  • the signal paths 130 include a clamp 132 coupled to the signal line in between the output buffer 126 and input 144.
  • the clamps 132 are coupled in parallel with the inputs 144.
  • the clamps 132 which may be specially designed weak pull-up or weak pull-down transistors, as will be explained in more detail later, or which are memory elements, ensure that the signal paths 130 will exhibit a well-defined logic value throughout the powered-down period of the first circuit portion 120.
  • the clamps 132 are typically connected to a power supply that is always enabled, or that is disabled
  • the high-impedance buffers 126 in the signal paths 130 ensure that there is no substantial leakage current path from the clamps 132 to the first circuit portion 120.
  • the combination of the clamps 132 and the high-impedance buffers 126 makes it possible to use tie-off cells, e.g. pull-up or pull-down transistors, in a power- efficient manner. It is usually also required that the circuit portion 120 does not disturb a data communication bus when it is in the powered down mode. Therefore, the output 122 that is coupled to the bus 160 also comprises a buffer 126 that switches to a high-impedance state. However, it usually is not necessary to clamp the signal line to the bus 160 to a given logic value.
  • the first circuit portion 120 further has a plurality of inputs 124, which may be respectively coupled to various outputs 142 of further circuit portions 140 or to the data communication bus 160.
  • the inputs 124 may receive the incoming signals through an input buffer 128 that is disconnected from its power supply whenever the first circuit portion 120 is disconnected from its power supply.
  • the input buffers 128 are connected to the same power supply as the first circuit portion 120.
  • This arrangement is advantageous in situations where a leakage current path exists through the inputs 124 in a powered-down mode of the first circuit portion 120, which for instance is the case when the input is conductively coupled to electrostatic discharge protection arrangements or to antenna protection diodes, which for instance may share the VDD2 supply line with the first circuit portion 120.
  • a logic "T on the supply line to an input 124 of a powered down first circuit portion 120 activates a leakage current path via the aforementioned protective measures.
  • the presence of a simple input buffer 128 in this signal path that powers down together with the first circuit portion 120 prevents that this leakage path can become active.
  • the output buffers 126 and optional input buffers 128 are preferably powered by the same power supply as the first circuit portion 120, these buffers may be included in the design of the first circuit portion 120, as indicated by the dashed line around the first circuit portion 120 in Fig. 1. This is for instance advantageous if the first circuit portion 120 is sold as a separate component, e.g. an IP block, or an IC to be included in a larger IC, e.g. a multi- chip module or a system-in-package.
  • the further circuit portions 140 shown in Fig.1 are coupled to power supply lines VDD1 and VSS and VDD3 and VSS respectively. It will be appreciated that this is by way of non-limiting example only.
  • the further circuit portions 140 may be coupled to different power supplies or may share a power supply.
  • the further circuit portions 140 themselves may be selectively disconnectable from their respective power supplies or may be permanently powered-up when the IC 100 is powered up. If the further circuit portions 140 operate at voltages different to the operational voltage of the first circuit portion 120, the signal lines 130 typically will comprise voltage level-shifter circuits (not shown).
  • the clamps 132 may be integrated in these level-shifter circuits.
  • Fig. 2 shows an alternative embodiment of an IC 100 according to the present invention, in which the clamps 132 are serially connected between the high-impedance output buffers 126 and the inputs 142 in the respective signal paths 130. This requires a modification to the clamps 132 compared to the parallel arrangement shown in Fig. 1 , as will be discussed in more detail below.
  • High-impedance buffers 126 as shown in Fig. 1 and 2 are known as such, and are also known as fail-safe buffers.
  • An example of such a buffer in CMOS technology is given in Fig. 3.
  • the nMOS transistor 252 and pMOS transistor 256 drive the n-wells (indicated by black squares 250) of pMOS transistors 254, 258 and 260 as well as the pMOS transistor of the inverter 280 to the high voltage potential of the power supply, e.g. V dc ⁇ .
  • the transmission gate 240 is open and the output of inverter 280 is functionally driven, i.e. by output 122 via the inverter 220.
  • the pMOS transistors 254, 258 and 260 are switched off.
  • pMOS transistor 258 When the high-impedance buffer 126 is powered down, e.g. disconnected from power supply VDD2, pMOS transistor 258 connects the n- well to the value of the output signal on output 290.
  • the output 290 i.e. the signal line 130
  • the transmission gate 240 is switched off, and because pMOS transistor 260 connects the gate of the pMOS transistor in the inverter 280 to the voltage level on the output pin 290, the pMOS transistor of the inverter 280 is also switched off. Consequently, all potential leakage paths through the output 290 of the high-impedance buffer 126 are disabled, causing the buffer 126 to exhibit the high-impedance behaviour in its powered-down state.
  • Fig. 4 shows an embodiment of a monostable weak pull-down clamp 400 according to the present invention as an embodiment of a clamp 132 that is connected to the signal path 130 in parallel with input 144 of a further circuit portion 140.
  • the pull-down clamp 400 comprises a nMOS transistor 420 that has its source and drain respectively connected to the ground and the signal line 130.
  • the gate of the nMOS transistor 420 is connected to the signal line 130 via an inverter 410.
  • the clamp 400 is effectively disabled because the inverter 410 will force the gate of nMOS transistor 420 to a logic low, thus disabling the nMOS transistor 420.
  • the pull-down clamp 400 does not interfere with a logic high on the signal line 130 in active mode of the first circuit portion 120.
  • the buffer 126 goes to the high impedance state, the leakage current through the nMOS transistor 420 will lower the voltage on the signal line 430, which willcause the gate of the nMOS transistor 420 to become activated. This will accelerate the driving of the signal line 130 to a logic low. With the signal line 130 at the logic low, the nMOS transistor 420 is fully enabled, thus clamping the signal line 130 at the logic low.
  • the pull-down clamp 400 will have an impact on the switching behaviour of the signal line 130 in active mode of the first circuit portion 120, especially when the output 122 switches from a logic low to a logic high.
  • this transition is very quick, thus causing the nMOS transistor 420 to disable quickly, which means that the additional currents through the nMOS transistor 420 during this transition are very modest and have no significant impact on the power consumption of the IC 100.
  • Fig. 5 shows a monostable pull-down clamp 500 that is serially connected between the high-impedance buffer 126 and the input 144.
  • the pull-down clamp 500 differs from the pull-down clamp 400 in that the inverter 410 is placed in the signal line 130 and that the clamp comprises a further inverter 510 in the signal line 130 that ensures that the input 144 is provided with the correct logic value, with the gate of the nMOS transistor 420 being coupled to a signal line node between the inverter 410 and the further inverter 510.
  • Fig. 6 shows an embodiment of a monostable weak pull-up clamp 600 according to the present invention as an embodiment of a clamp 132 that is connected to the signal path 130 in parallel with input 144 of a further circuit portion 140.
  • the pull-up clamp 400 comprises a pMOS transistor 620 that has its source and drain respectively connected to Vdd and the signal line 130.
  • the gate of the pMOS transistor 620 is connected to the signal line 130 via an inverter 610.
  • the clamp 600 is effectively disabled because the inverter 610 will force the gate of pMOS transistor 620 to a logic high, thus disabling the pMOS transistor 620. Consequently, the pull-up clamp 600 does not interfere with the logic low on the signal line 130 in active mode of the first circuit portion 120.
  • the leakage current through the pMOS transistor 620 will increase the voltage on the signal line 430, which will cause the gate of the pMOS transistor 620 to become activated. This will accelerate the driving of the signal line 130 to a logic high. With the signal line 130 at the logic high, the pMOS transistor 620 is fully enabled, thus clamping the signal line 130 at the logic high. It is pointed out that the pull-up clamp 600 will have an impact on the switching behaviour of the signal line 130 in active mode of the first circuit portion 120, especially when the output 124 switches from a logic high to a logic low.
  • Fig. 7 shows a monostable pull-up clamp 700 that is serially connected between the high-impedance buffer 126 and the input 144.
  • the pull-up clamp 700 differs from the pull-up clamp 600 in that the inverter 610 is placed in the signal line 130 and that the clamp comprises a further inverter 710 in the signal line 130 that ensures that the input 144 is provided with the correct logic value, with the gate of the pMOS transistor 620 being coupled to a signal line node between the inverter 610 and the further inverter 710.
  • a monostable clamp is stable, i.e. does not exhibit currents in excess of a predefined threshold, in one of the two binary logic states only.
  • Fig. 8 shows an embodiment of a bistable memory clamp 800 as an embodiment of a clamp 132 that is connected to the signal path 130 in parallel with input 144 of a further circuit portion 140.
  • the memory clamp 800 clamps the signal line 130 to the last known value of the output 122 before disabling the first circuit portion 120.
  • the memory clamp 800 comprises a pair of cross-coupled inverters 810 and 820 that share a node of the signal line 130.
  • the memory clamp 800 acts as a memory element for the output 122.
  • the clamp is designed in such a way that any change in the logic value on output 122 driven by internal logic of the first circuit portion 120 will override the value stored in the memory clamp 800. It is emphasized that such clamps are known per se, but are typically used in a different functional context, e.g. as bus-keeper cells.
  • Fig. 9 shows a bistable memory clamp 900 that is serially connected between the high-impedance buffer 126 and the input 144.
  • the memory clamp 900 differs from the memory clamp 800 in that the inverter 810 is placed in the signal line 130 and that the clamp comprises a further inverter 910 in the signal line 130 that ensures that the input 144 is provided with the correct logic value.
  • Fig. 10 shows an embodiment of an electronic device 1000 according to the present invention.
  • the electronic device 1000 has a power supply 1020, which may be a battery, coupled to the IC 100 according to the present invention.
  • the electronic device 1000 further comprises a user-interface 1040 that is coupled to the power supply 1020 and the IC 100.
  • the user-defined operations may cause the IC portion 120 to be switched off, thus activating the clamps on the signal lines 130 as previously described.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

L'invention concerne un circuit intégré (100) comprenant une pluralité de parties de circuit (120, 140) comprenant une première partie de circuit (120) couplée à des moyens d'alimentation commutables (VDD2, VSS) pour commuter de façon sélective la première partie de circuit (120) entre un état mis hors tension et un état mis sous tension. La première partie de circuit (120) a une pluralité d'entrées (124) et une pluralité de sorties (122), chaque sortie (122) étant couplée à une entrée (144) d'une autre partie de circuit (140) par l'intermédiaire d'un trajet de signal (130) comprenant un tampon de sortie (126) agencé pour adopter un état de haute impédance dans l'état mis hors tension. Chaque trajet de signal (130) vers une autre partie de circuit (140) comprend en outre, entre son tampon de sortie (126) et son entrée associée (144), un dispositif de calage (132) couplé à d'autres moyens d'alimentation (VDD) pour le calage du trajet de signal (130) à une valeur logique fixe pendant ledit état mis hors tension. Cet agencement fournit des valeurs bien définies sur les lignes de signal (130) connectées aux sorties (122) d'une partie de circuit mise hors tension (120), sans nécessiter une logique de commande supplémentaire.
PCT/IB2008/050896 2007-03-13 2008-03-12 Circuit intégré avec des parties de circuit mises hors tension Ceased WO2008110994A2 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP07104014 2007-03-13
EP07104014.1 2007-03-13

Publications (2)

Publication Number Publication Date
WO2008110994A2 true WO2008110994A2 (fr) 2008-09-18
WO2008110994A3 WO2008110994A3 (fr) 2009-01-29

Family

ID=39760176

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2008/050896 Ceased WO2008110994A2 (fr) 2007-03-13 2008-03-12 Circuit intégré avec des parties de circuit mises hors tension

Country Status (1)

Country Link
WO (1) WO2008110994A2 (fr)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69622465T2 (de) * 1995-04-24 2003-05-08 Conexant Systems, Inc. Verfahren und Apparat zum Koppeln verschiedener, unabhängiger on-Chip-Vdd-Busse an eine ESD-Klemme

Also Published As

Publication number Publication date
WO2008110994A3 (fr) 2009-01-29

Similar Documents

Publication Publication Date Title
US8593203B2 (en) High signal level compliant input/output circuits
US5534795A (en) Voltage translation and overvoltage protection
US7804334B2 (en) High signal level compliant input/output circuits
US8106699B2 (en) High signal level compliant input/output circuits
US7772887B2 (en) High signal level compliant input/output circuits
US20030222699A1 (en) Level shifter
KR100363381B1 (ko) 반도체 칩, 반도체 인터페이스 회로, 반도체 칩의 회로보호 방법 및 그 보호 회로
US8138814B2 (en) High signal level compliant input/output circuits
US6836175B2 (en) Semiconductor integrated circuit with sleep memory
US7355447B2 (en) Level shifter circuit
US7560971B2 (en) Level shift circuit with power sequence control
US6313671B1 (en) Low-power integrated circuit I/O buffer
US11533044B2 (en) High voltage multi-signaling output driver apparatus
WO2008110994A2 (fr) Circuit intégré avec des parties de circuit mises hors tension
US6927614B2 (en) High performance state saving circuit
US10541676B2 (en) Symmetrical dual voltage level input-output circuitry

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08719654

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08719654

Country of ref document: EP

Kind code of ref document: A2