[go: up one dir, main page]

WO2004073063A1 - Dispositif electronique et dispositif a semiconducteur - Google Patents

Dispositif electronique et dispositif a semiconducteur Download PDF

Info

Publication number
WO2004073063A1
WO2004073063A1 PCT/JP2003/001526 JP0301526W WO2004073063A1 WO 2004073063 A1 WO2004073063 A1 WO 2004073063A1 JP 0301526 W JP0301526 W JP 0301526W WO 2004073063 A1 WO2004073063 A1 WO 2004073063A1
Authority
WO
WIPO (PCT)
Prior art keywords
tab
lead
electronic device
electrode terminal
circuit unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2003/001526
Other languages
English (en)
Japanese (ja)
Inventor
Tadatoshi Danno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to PCT/JP2003/001526 priority Critical patent/WO2004073063A1/fr
Priority to JP2004568182A priority patent/JP4137059B2/ja
Priority to TW092115874A priority patent/TW200428614A/zh
Publication of WO2004073063A1 publication Critical patent/WO2004073063A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H10W42/20
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0207Cooling of mounted components using internal conductor planes parallel to the surface for thermal conduction, e.g. power planes
    • H10W44/20
    • H10W70/424
    • H10W74/019
    • H10W74/111
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0204Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H05K1/0206Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/0929Conductive planes
    • H05K2201/09309Core having two or more power planes; Capacitive laminate of two power planes
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/09536Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10689Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954Other details of electrical connections
    • H05K2201/10969Metallic case or integral heatsink of component electrically connected to a pad on PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections
    • H05K3/429Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
    • H10W44/206
    • H10W70/60
    • H10W72/073
    • H10W72/07352
    • H10W72/075
    • H10W72/30
    • H10W72/321
    • H10W72/5449
    • H10W72/5473
    • H10W72/5522
    • H10W72/59
    • H10W72/884
    • H10W72/932
    • H10W72/952
    • H10W74/127
    • H10W90/736
    • H10W90/756

Definitions

  • An object of the present invention is to provide an electronic device in which a high-frequency power module for use in a wireless communication device or the like is mounted and which has improved high-frequency characteristics.
  • the tab 4 is supported by a tab suspension lead 6 having four narrow corners. These tab suspension leads 6 are located on a diagonal line of the rectangular sealing body 2, and the outer ends face each corner of the rectangular sealing body 2.
  • the sealing body 2 is a flat quadrilateral, and the corners (corners) are chamfered to form a slope 2a (see FIG. 1).
  • the outer end of the tab suspension lead 6 slightly protrudes from this chamfered portion to 0.1 mm or less.
  • the protruding length is determined by the cutting type of the press machine when cutting the tab suspension lead in the lead frame state, and for example, 0.1 mm or less is selected.
  • a sealing body 2 is formed between each lead 7 and the lead 7 and between the lead 7 and the tab suspension lead 6. There are resin burrs that occur when performing.
  • the resin paris part is generated when the sealing body 2 is formed by performing single-side molding on one surface of the lead frame 13 shown in FIG.
  • runners are located during transfer molding. There, the runner-cured resin is ejected by one pin ejector lead frame 1
  • crosstalk between input signal wirings may cause output fluctuations and signal waveform distortion in the respective circuit sections.
  • an external signal input lead from an antenna with a small input signal In addition, it is necessary to minimize the influence of crosstalk between adjacent leads.
  • the lead 7 and the tab 4 of the high-frequency power module 1 are mounted.
  • a land 81 connected to the wiring and a tab fixing portion 82 as a tab connection terminal are provided. Therefore, the high-frequency power module 1 is positioned and mounted so that the lead 7 and the tab 4 of the high-frequency power module 1 coincide with and overlap the land 81 and the tap fixing portion 82.
  • the signal output mode of the RFVC044 is 3780 to 3840MHz in 03] ⁇ , 3610 to 3760MHz in DCS, and 3860 to 3980MHz in # 3 in the Rx mode.
  • the Tx mode is 3840 to 398 ⁇ for GSM, 3580 to 3730MHz for DCS, and 3860 to 398 ⁇ for PCS.
  • the outputs of the two TXVCOs 67 are sensed by coupler 70. This detection signal is input to the mixer 72 via the amplifier 71.
  • the mixer 72 inputs the RF local signal output from the RFVCO 44 via the switch 49.
  • the output signal of the mixer 72 is input to the mixer 64 and the DPD 65 together with the output signal of the adder 63.
  • An offset PLL Phase-Locked Loop
  • the frequency of the output signal from the mixer 72 is 8 OMHz in each communication system.
  • a land 81 for lead connection for supplying a fixed ground potential to the LNA (first circuit unit) 24 of the high-frequency power module 1 is also connected to the inner layer GND 89 via the through hole 84. Therefore, as shown in FIG. 16, when the high-frequency power module 1 is mounted on the mounting board 80, the LNA 24 is supplied from the tab fixing portion 82 through the tab 4. The same durand potential common to the ground potential is supplied as a fixed potential via the lead 7 and the wire 10.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

L'invention concerne une structure de boîtier d'un module de puissance haute fréquence (1) dans lequel des circuits intégrés de traitement de signaux analogiques haute fréquence comprenant un amplificateur à faible bruit sont formés. Cette structure comprend le module de puissance haute fréquence (1) et un substrat de boîtier (80). Le module de puissance haute fréquence (1) comprend un tube (4), plusieurs charges (7), une puce à semiconducteur (3) comportant plusieurs terminaux d'électrode et une partie circuit, plusieurs câbles (10) destinés à connecter les terminaux d'électrode aux charges (7), et plusieurs câbles (10) destinées à connecter les terminaux d'électrode au tube (4). Le substrat de boîtier (80) peut alimenter un potentiel à la terre à faible inductance obtenue par le biais de plusieurs trous traversants (84) vers le tube (4). Les câbles à potentiel fixe sont disposés le long des deux cotés du câble de signaux à travers lequel un signal d'entrée est transmis à la partie circuit, et le potentiel à la terre à faible inductance est alimenté à partir du substrat de boîtier (80) vers le tube (4), empêchant ainsi la création d'un écho magnétique entre un système de communication couramment utilisé et un autre. Ainsi, une condition recherchée d'un appel téléphonique peut être réalisée dans un dispositif électronique, notamment un téléphone mobile.
PCT/JP2003/001526 2003-02-14 2003-02-14 Dispositif electronique et dispositif a semiconducteur Ceased WO2004073063A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
PCT/JP2003/001526 WO2004073063A1 (fr) 2003-02-14 2003-02-14 Dispositif electronique et dispositif a semiconducteur
JP2004568182A JP4137059B2 (ja) 2003-02-14 2003-02-14 電子装置および半導体装置
TW092115874A TW200428614A (en) 2003-02-14 2003-06-11 Electronic device and semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2003/001526 WO2004073063A1 (fr) 2003-02-14 2003-02-14 Dispositif electronique et dispositif a semiconducteur

Publications (1)

Publication Number Publication Date
WO2004073063A1 true WO2004073063A1 (fr) 2004-08-26

Family

ID=32866112

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2003/001526 Ceased WO2004073063A1 (fr) 2003-02-14 2003-02-14 Dispositif electronique et dispositif a semiconducteur

Country Status (3)

Country Link
JP (1) JP4137059B2 (fr)
TW (1) TW200428614A (fr)
WO (1) WO2004073063A1 (fr)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007059885A (ja) * 2005-07-22 2007-03-08 Marvell World Trade Ltd 高速集積回路用のパッケージング
EP1827062A3 (fr) * 2006-02-27 2008-08-20 Denso Corporation Dispositif électronique
US7884451B2 (en) 2005-07-22 2011-02-08 Marvell World Trade Ltd. Packaging for high speed integrated circuits
EP2450951A1 (fr) * 2010-11-08 2012-05-09 Samsung Electronics Co., Ltd. Boîtier plat quadruple doté d'une pale exposée
KR101495823B1 (ko) 2007-11-26 2015-02-25 각고호우징 게이오기주크 전자회로
JP2016174094A (ja) * 2015-03-17 2016-09-29 住友電工デバイス・イノベーション株式会社 半導体組立体
JP2023146492A (ja) * 2022-03-29 2023-10-12 日電精密工業株式会社 半導体装置の製造方法及び半導体装置

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8571229B2 (en) * 2009-06-03 2013-10-29 Mediatek Inc. Semiconductor device
EP3088931B1 (fr) * 2015-04-30 2024-09-04 LG Innotek Co., Ltd. Appareil de déplacement de lentille, module de caméra et dispositif optique comprenant celui-ci

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0738011A (ja) * 1993-06-29 1995-02-07 Hitachi Ltd 半導体集積回路装置
JP2000091489A (ja) * 1998-09-15 2000-03-31 Anam Semiconductor Inc 半導体パッケ―ジ用リ―ドフレ―ム及び、これを用いた半導体パッケ―ジ
EP1187208A2 (fr) * 2000-08-30 2002-03-13 Hitachi, Ltd. Dispositif semi-conducteur
US20020050380A1 (en) * 2000-06-30 2002-05-02 International Business Machines Corporation Electronic package with plurality of solder-applied areas providing heat transfer

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0738011A (ja) * 1993-06-29 1995-02-07 Hitachi Ltd 半導体集積回路装置
JP2000091489A (ja) * 1998-09-15 2000-03-31 Anam Semiconductor Inc 半導体パッケ―ジ用リ―ドフレ―ム及び、これを用いた半導体パッケ―ジ
US20020050380A1 (en) * 2000-06-30 2002-05-02 International Business Machines Corporation Electronic package with plurality of solder-applied areas providing heat transfer
EP1187208A2 (fr) * 2000-08-30 2002-03-13 Hitachi, Ltd. Dispositif semi-conducteur

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007059885A (ja) * 2005-07-22 2007-03-08 Marvell World Trade Ltd 高速集積回路用のパッケージング
US7884451B2 (en) 2005-07-22 2011-02-08 Marvell World Trade Ltd. Packaging for high speed integrated circuits
EP1827062A3 (fr) * 2006-02-27 2008-08-20 Denso Corporation Dispositif électronique
KR101495823B1 (ko) 2007-11-26 2015-02-25 각고호우징 게이오기주크 전자회로
EP2450951A1 (fr) * 2010-11-08 2012-05-09 Samsung Electronics Co., Ltd. Boîtier plat quadruple doté d'une pale exposée
JP2016174094A (ja) * 2015-03-17 2016-09-29 住友電工デバイス・イノベーション株式会社 半導体組立体
JP2023146492A (ja) * 2022-03-29 2023-10-12 日電精密工業株式会社 半導体装置の製造方法及び半導体装置
JP7684638B2 (ja) 2022-03-29 2025-05-28 日電精密工業株式会社 半導体装置の製造方法及び半導体装置

Also Published As

Publication number Publication date
JP4137059B2 (ja) 2008-08-20
TWI292208B (fr) 2008-01-01
TW200428614A (en) 2004-12-16
JPWO2004073063A1 (ja) 2006-06-01

Similar Documents

Publication Publication Date Title
KR100993277B1 (ko) 반도체장치 및 전자 장치
US7149496B2 (en) High-frequency module and radio communication apparatus
CN101604671B (zh) 半导体装置及其制造方法
US8115295B2 (en) Semiconductor device
KR100993579B1 (ko) 반도체장치 및 전자 장치
JP4137059B2 (ja) 電子装置および半導体装置
US20070202832A1 (en) Wireless communication system
CN100536123C (zh) 半导体器件和电子设备
TWI283471B (en) Semiconductor device and electronic apparatus
HK1205596A1 (zh) 包含相关系统、装置及方法的功率放大器模块

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP KR SG US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004568182

Country of ref document: JP

122 Ep: pct application non-entry in european phase