[go: up one dir, main page]

WO2002033565A3 - Scaleable interconnect structure for parallel computing and parallel memory access - Google Patents

Scaleable interconnect structure for parallel computing and parallel memory access Download PDF

Info

Publication number
WO2002033565A3
WO2002033565A3 PCT/US2001/050543 US0150543W WO0233565A3 WO 2002033565 A3 WO2002033565 A3 WO 2002033565A3 US 0150543 W US0150543 W US 0150543W WO 0233565 A3 WO0233565 A3 WO 0233565A3
Authority
WO
WIPO (PCT)
Prior art keywords
parallel
several
memory access
interconnect structure
processors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2001/050543
Other languages
French (fr)
Other versions
WO2002033565A2 (en
Inventor
John Hess
Coke S Reed
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Interactic Holdings LLC
Original Assignee
Interactic Holdings LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Interactic Holdings LLC filed Critical Interactic Holdings LLC
Priority to EP01987920A priority Critical patent/EP1360595A2/en
Priority to MXPA03003528A priority patent/MXPA03003528A/en
Priority to AU2002229127A priority patent/AU2002229127A1/en
Priority to JP2002536883A priority patent/JP4128447B2/en
Priority to CA2426422A priority patent/CA2426422C/en
Publication of WO2002033565A2 publication Critical patent/WO2002033565A2/en
Anticipated expiration legal-status Critical
Publication of WO2002033565A3 publication Critical patent/WO2002033565A3/en
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G06F15/17375—One dimensional, e.g. linear array, ring

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)

Abstract

Multiple processors are capable of accessing the same data in parallel using several innovative techniques. First, several remote processors can request to read from the same data location and the requests can be fulfilled in overlapping time periods. Second, several processors can access a data item located at the same position, and can read, write, or perform multiple operations on the same data item overlapping times. Third, one data packet can be multicast to several locations and a plurality of packets can be multicast to a plurality of sets of target locations.
PCT/US2001/050543 2000-10-19 2001-10-19 Scaleable interconnect structure for parallel computing and parallel memory access Ceased WO2002033565A2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
EP01987920A EP1360595A2 (en) 2000-10-19 2001-10-19 Scaleable interconnect structure for parallel computing and parallel memory access
MXPA03003528A MXPA03003528A (en) 2000-10-19 2001-10-19 Scaleable interconnect structure for parallel computing and parallel memory access.
AU2002229127A AU2002229127A1 (en) 2000-10-19 2001-10-19 Scaleable interconnect structure for parallel computing and parallel memory access
JP2002536883A JP4128447B2 (en) 2000-10-19 2001-10-19 Scalable interconnect structure for parallel computing and parallel memory access
CA2426422A CA2426422C (en) 2000-10-19 2001-10-19 Scaleable interconnect structure for parallel computing and parallel memory access

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US69360300A 2000-10-19 2000-10-19
US09/693,603 2000-10-19

Publications (2)

Publication Number Publication Date
WO2002033565A2 WO2002033565A2 (en) 2002-04-25
WO2002033565A3 true WO2002033565A3 (en) 2003-08-21

Family

ID=24785344

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/050543 Ceased WO2002033565A2 (en) 2000-10-19 2001-10-19 Scaleable interconnect structure for parallel computing and parallel memory access

Country Status (7)

Country Link
EP (1) EP1360595A2 (en)
JP (1) JP4128447B2 (en)
CN (1) CN100341014C (en)
AU (1) AU2002229127A1 (en)
CA (1) CA2426422C (en)
MX (1) MXPA03003528A (en)
WO (1) WO2002033565A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10168923B2 (en) 2016-04-26 2019-01-01 International Business Machines Corporation Coherency management for volatile and non-volatile memory in a through-silicon via (TSV) module

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8605099B2 (en) 2008-03-31 2013-12-10 Intel Corporation Partition-free multi-socket memory system architecture
CN101833439B (en) * 2010-04-20 2013-04-10 清华大学 Parallel computing hardware structure based on separation and combination thought
CN102542525B (en) * 2010-12-13 2014-02-12 联想(北京)有限公司 Information processing equipment and information processing method
US10236043B2 (en) * 2016-06-06 2019-03-19 Altera Corporation Emulated multiport memory element circuitry with exclusive-OR based control circuitry
FR3083350B1 (en) * 2018-06-29 2021-01-01 Vsora PROCESSOR MEMORY ACCESS
US10872038B1 (en) * 2019-09-30 2020-12-22 Facebook, Inc. Memory organization for matrix processing
US12183412B2 (en) 2020-09-25 2024-12-31 Altera Corporation Method and apparatus for enabling multiple return material authorizations (RMAs) on an integrated circuit device
WO2025024736A1 (en) * 2023-07-27 2025-01-30 Ascenium, Inc. Parallel processing architecture with block move support
CN117294412B (en) * 2023-11-24 2024-02-13 合肥六角形半导体有限公司 Multi-channel serial-parallel automatic alignment circuit and method based on single bit displacement

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4977582A (en) * 1988-03-31 1990-12-11 At&T Bell Laboratories Synchronization of non-continuous digital bit streams
EP0804005A2 (en) * 1996-04-25 1997-10-29 Compaq Computer Corporation A network switch
WO1998033304A1 (en) * 1997-01-24 1998-07-30 Interactic Holdings, Llc A scalable low-latency switch for usage in an interconnect structure
EP0459757B1 (en) * 1990-05-29 1999-07-28 Advanced Micro Devices, Inc. Network adapter

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4977582A (en) * 1988-03-31 1990-12-11 At&T Bell Laboratories Synchronization of non-continuous digital bit streams
EP0459757B1 (en) * 1990-05-29 1999-07-28 Advanced Micro Devices, Inc. Network adapter
EP0804005A2 (en) * 1996-04-25 1997-10-29 Compaq Computer Corporation A network switch
WO1998033304A1 (en) * 1997-01-24 1998-07-30 Interactic Holdings, Llc A scalable low-latency switch for usage in an interconnect structure
US6289021B1 (en) * 1997-01-24 2001-09-11 Interactic Holdings, Llc Scaleable low-latency switch for usage in an interconnect structure

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10168923B2 (en) 2016-04-26 2019-01-01 International Business Machines Corporation Coherency management for volatile and non-volatile memory in a through-silicon via (TSV) module

Also Published As

Publication number Publication date
WO2002033565A2 (en) 2002-04-25
CA2426422C (en) 2012-04-10
EP1360595A2 (en) 2003-11-12
MXPA03003528A (en) 2005-01-25
CA2426422A1 (en) 2002-04-25
CN100341014C (en) 2007-10-03
AU2002229127A1 (en) 2002-04-29
CN1489732A (en) 2004-04-14
JP4128447B2 (en) 2008-07-30
JP2004531783A (en) 2004-10-14

Similar Documents

Publication Publication Date Title
WO1996006390A3 (en) A two-way set-associative cache memory
WO2004051471A3 (en) Cross partition sharing of state information
WO2006058200A3 (en) Micro-threaded memory
WO2002017327A3 (en) Memory device having posted write per command
EP1037137A3 (en) Disk array controller
WO2005050381A3 (en) Systems and methods for performing storage operations using network attached storage
WO2002033565A3 (en) Scaleable interconnect structure for parallel computing and parallel memory access
GB0111188D0 (en) Electronic settlement system, settlement management device, store device, client, data storage device, computer program, and storage medium
WO2003090017A3 (en) Data forwarding engine
WO2002093335A3 (en) External locking mechanism for personal computer memory locations
WO2003100599A3 (en) Access to a wide memory
CA2317765A1 (en) A microcontroller including a single memory module having a data memory sector and a code memory sector and supporting simultaneous read/write access to both sectors
WO2002061612A3 (en) Data structure for information systems
WO2006015868A3 (en) Global memory system for a data processor comprising a plurality of processing elements
WO2002013014A3 (en) System and method for implementing a redundant data storage architecture
DE60202898D1 (en) Memory access arbitration with guaranteed data transfer rate
WO2006012289A3 (en) Memory read requests passing memory writes
EP1667024A3 (en) Memory based cross compare for cross checked systems
HK1052237A1 (en) Controlling access to multiple isolated memories in an isolated execution environment
WO2001095160A3 (en) Accessing state information in a hardware/software co-simulation
AU2003234695A1 (en) Destructive-read random access memory system buffered with destructive-read memory cache
CA2285205A1 (en) System and method for tracking records in a distributed computing system
WO2003041119A3 (en) Improved architecture with shared memory
GB2383868A (en) Cache dynamically configured for simultaneous accesses by multiple computing engines
WO2000065436A3 (en) Computer system with graphics engine

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: PA/a/2003/003528

Country of ref document: MX

Ref document number: 2002536883

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2426422

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 2001987920

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 018208878

Country of ref document: CN

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2001987920

Country of ref document: EP