WO2000057550A3 - Systeme, procede et produit de programmation informatique pour la conception automatisee de circuits au moyen d'algorithmes genetiques lineaires - Google Patents
Systeme, procede et produit de programmation informatique pour la conception automatisee de circuits au moyen d'algorithmes genetiques lineaires Download PDFInfo
- Publication number
- WO2000057550A3 WO2000057550A3 PCT/US1999/006369 US9906369W WO0057550A3 WO 2000057550 A3 WO2000057550 A3 WO 2000057550A3 US 9906369 W US9906369 W US 9906369W WO 0057550 A3 WO0057550 A3 WO 0057550A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- computer program
- program product
- component
- circuit design
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
L'invention concerne un système, un procédé et un produit de programmation informatique pour la conception de circuit analogique au moyen d'une technique de représentation génomique linéaire et de dépliement. Un ensemble fini d'instructions de placement de composants est défini, permettant le placement de composants dans un circuit entre un noeud d'entrée et un noeud de sortie. Chaque instruction possède un code d'opération spécifiant la connectivité d'un composant associé et d'une valeur de composant. Plusieurs tracés de circuit sont générés, lesquels comprennent chacun plusieurs instructions sélectionnées par le mappage du code d'opération et des valeur de composant avec des segments génomiques linéaires. Les tracés sont convertis en listes d'interconnexions qui sont testées dans un programme informatique de simulation, de manière qu'un ou plusieurs circuits évolués se rapprochant le plus d'une fonction de cote soient isolés.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US1999/006369 WO2000057550A2 (fr) | 1999-03-24 | 1999-03-24 | Systeme, procede et produit de programmation informatique pour la conception automatisee de circuits au moyen d'algorithmes genetiques lineaires |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US1999/006369 WO2000057550A2 (fr) | 1999-03-24 | 1999-03-24 | Systeme, procede et produit de programmation informatique pour la conception automatisee de circuits au moyen d'algorithmes genetiques lineaires |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2000057550A2 WO2000057550A2 (fr) | 2000-09-28 |
| WO2000057550A3 true WO2000057550A3 (fr) | 2001-01-18 |
Family
ID=22272425
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US1999/006369 Ceased WO2000057550A2 (fr) | 1999-03-24 | 1999-03-24 | Systeme, procede et produit de programmation informatique pour la conception automatisee de circuits au moyen d'algorithmes genetiques lineaires |
Country Status (1)
| Country | Link |
|---|---|
| WO (1) | WO2000057550A2 (fr) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7370019B2 (en) | 2005-06-23 | 2008-05-06 | Ecole Polytechnique Federal De Lausanne | Method and device for evolving a network using a genetic representation |
| US10271437B2 (en) | 2014-08-14 | 2019-04-23 | The United States Of America As Represented By The Secretary Of The Army | Motion-based reconfigurable microelectronics system |
| US10108770B2 (en) | 2015-02-10 | 2018-10-23 | Thalia Design Automation Ltd. | Corner process for analog circuit design optimization |
| CN113381700B (zh) * | 2021-06-29 | 2024-01-30 | 哈尔滨工业大学 | 一种高频无源rc积分放大器的rc参数设计方法 |
| CN120380664A (zh) * | 2022-12-12 | 2025-07-25 | 3M创新有限公司 | 用于超表面开发的系统、介质和方法 |
-
1999
- 1999-03-24 WO PCT/US1999/006369 patent/WO2000057550A2/fr not_active Ceased
Non-Patent Citations (1)
| Title |
|---|
| KOZA, JOHN R. ET AL., "Automated Synhesis of Analog Electrical Circuits by Means of Genetic Programming", in IEEE Transactions on Evolutionary Computation, July 1997, Vol. 1, No. 2, pages 109-128, XP002933065 * |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2000057550A2 (fr) | 2000-09-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Chang et al. | BEE2: A high-end reconfigurable computing system | |
| US6154049A (en) | Multiplier fabric for use in field programmable gate arrays | |
| Milton et al. | Latency insertion method based real-time simulation of power electronic systems | |
| WO2003038645A3 (fr) | Architecture de traitement evolutive | |
| ATE513275T1 (de) | Produkt-summen-operations-schaltung und verfahren | |
| US5335191A (en) | Method and means for communication between simulation engine and component models in a circuit simulator | |
| JP2012514909A (ja) | 前置加算器段を備えたデジタル信号処理ブロック | |
| Lin et al. | Thermal-driven analog placement considering device matching | |
| WO2000057550A3 (fr) | Systeme, procede et produit de programmation informatique pour la conception automatisee de circuits au moyen d'algorithmes genetiques lineaires | |
| Bhat et al. | Routable technology mapping for LUT FPGAs | |
| US7086019B2 (en) | Systems and methods for determining activity factors of a circuit design | |
| KUBAŘ et al. | A Powerful Optimization Tool for Analog Integrated Circuits Design. | |
| US7139995B1 (en) | Integration of a run-time parameterizable core with a static circuit design | |
| Shirazi et al. | Framework and tools for run-time reconfigurable designs | |
| Bennett III et al. | Evolution by Means of Genetic Programming of Analog Circuits that Perform Digital Functions. | |
| WO2002042948A9 (fr) | Simulation de circuits reposant sur le codage de circuits secondaires repetitifs | |
| US6978435B2 (en) | Apparatus for programming a programmable device, and method | |
| US7249329B1 (en) | Technology mapping techniques for incomplete lookup tables | |
| Goyal | S-parameter output from the SPICE program | |
| Chen | The Matrix Expression of the Signal Flow Graph and Its Application in System Analysis Software | |
| Reyneri | A Simulink-based hybrid codesign tool for rapid prototyping of FPGA's in signal processing systems | |
| Gil et al. | SystemC AMS power electronic modeling with ideal instantaneous switches | |
| Gupta et al. | Design and implementation of 32-bit controller for interactive interfacing with reconfigurable computing systems | |
| Baranov | ASMs in high level synthesis of EDA tool Abelite | |
| Sanchez et al. | Hardware-in-the-loop using parametrizable fixed point notation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): CA JP KR MX SG US |
|
| AK | Designated states |
Kind code of ref document: A3 Designated state(s): CA JP KR MX SG US |