[go: up one dir, main page]

WO1996008868A3 - Circuit de temporisation et systeme de transmission utilisant un tel circuit - Google Patents

Circuit de temporisation et systeme de transmission utilisant un tel circuit Download PDF

Info

Publication number
WO1996008868A3
WO1996008868A3 PCT/IB1995/000739 IB9500739W WO9608868A3 WO 1996008868 A3 WO1996008868 A3 WO 1996008868A3 IB 9500739 W IB9500739 W IB 9500739W WO 9608868 A3 WO9608868 A3 WO 9608868A3
Authority
WO
WIPO (PCT)
Prior art keywords
delay unit
transmission system
control signal
signal controlling
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB1995/000739
Other languages
English (en)
Other versions
WO1996008868A2 (fr
Inventor
De Vries Hendricus The Penning
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Philips Norden AB
Original Assignee
Philips Electronics NV
Philips Norden AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronics NV, Philips Norden AB filed Critical Philips Electronics NV
Priority to EP95929185A priority Critical patent/EP0729671A1/fr
Priority to JP8510043A priority patent/JPH09505966A/ja
Publication of WO1996008868A2 publication Critical patent/WO1996008868A2/fr
Publication of WO1996008868A3 publication Critical patent/WO1996008868A3/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/14—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of delay lines
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/0015—Layout of the delay element
    • H03K2005/00234—Layout of the delay element using circuits having two logic levels
    • H03K2005/0026—Layout of the delay element using circuits having two logic levels using memories or FIFO's

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

Conformément à l'état antérieur de la technique, dans un circuit de temporisation (2) qui comprend une mémoire fonctionnant suivant la méthode du premier entré, premier sorti (FIFO) (2), la valeur du retard qu'il est possible d'obtenir ne peut être égale qu'à un nombre entier de fois la période élémentaire des symboles binaires. L'utilisation d'un déphaseur (8) pour introduire un déphasage arbitraire entre un signal de commande d'écriture dans la mémoire FIFO (2) et un signal de commande de lecture depuis cette même mémoire FIFO permet d'obtenir un retard dont la durée ne correspond pas à un nombre entier de fois la période élémentaire des symboles binaires.
PCT/IB1995/000739 1994-09-15 1995-09-06 Circuit de temporisation et systeme de transmission utilisant un tel circuit Ceased WO1996008868A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP95929185A EP0729671A1 (fr) 1994-09-15 1995-09-06 Circuit de temporisation et systeme de transmission utilisant un tel circuit
JP8510043A JPH09505966A (ja) 1994-09-15 1995-09-06 遅延ユニット及びそのような遅延ユニットを用いた送信システム

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP94202662 1994-09-15
EP94202662.6 1994-09-15

Publications (2)

Publication Number Publication Date
WO1996008868A2 WO1996008868A2 (fr) 1996-03-21
WO1996008868A3 true WO1996008868A3 (fr) 1996-05-30

Family

ID=8217197

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1995/000739 Ceased WO1996008868A2 (fr) 1994-09-15 1995-09-06 Circuit de temporisation et systeme de transmission utilisant un tel circuit

Country Status (3)

Country Link
EP (1) EP0729671A1 (fr)
CN (1) CN1137845A (fr)
WO (1) WO1996008868A2 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5974103A (en) * 1996-07-01 1999-10-26 Sun Microsystems, Inc. Deterministic exchange of data between synchronised systems separated by a distance
DE19908929A1 (de) * 1999-03-02 2000-09-21 Headroom Videotechnik Gmbh Verfahren zur Synchronisation eines Übertragungsgerätes der Telekommunikationstechnik
KR100624296B1 (ko) * 2004-11-08 2006-09-19 주식회사 하이닉스반도체 반도체 메모리 소자
DE102012211178B4 (de) 2011-06-29 2022-06-30 Skyworks Solutions, Inc. Dynamische Zeitangleichung von Tonsignalen in Simultanausstrahlungsradioempfängern
CN105262462B (zh) * 2015-10-21 2018-03-20 圣邦微电子（北京）股份有限公司 一种用于集成电路的数字延时实现方法及电路
CN109900971B (zh) * 2017-12-11 2023-01-24 长鑫存储技术有限公司 脉冲信号的处理方法、装置以及半导体存储器

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4922141A (en) * 1986-10-07 1990-05-01 Western Digital Corporation Phase-locked loop delay line
US5015872A (en) * 1988-07-06 1991-05-14 Ant Nachrichtentechnik Gmbh Method and circuit arrangement for generating a phase shifted clock pulse signal
US5272694A (en) * 1991-03-21 1993-12-21 France Telecom Synchronization of terminal stations in a multirate half-duplex tree-structured network

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4922141A (en) * 1986-10-07 1990-05-01 Western Digital Corporation Phase-locked loop delay line
US5015872A (en) * 1988-07-06 1991-05-14 Ant Nachrichtentechnik Gmbh Method and circuit arrangement for generating a phase shifted clock pulse signal
US5272694A (en) * 1991-03-21 1993-12-21 France Telecom Synchronization of terminal stations in a multirate half-duplex tree-structured network

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
IBM TECHNICAL DISCLOSURE BULLETIN, Volume 19, No. 8, January 1977, W.F. MCCARTHY et al., "High-Frequency Analog Electronic Delay Using Phase-Locked-Loop Techniques", page 3131 - page 3132. *
PATENT ABSTRACTS OF JAPAN, Vol. 13, No. 198, E-756; & JP,A,1 019 822, (NEC. CORP.), 23 January 1989. *

Also Published As

Publication number Publication date
EP0729671A1 (fr) 1996-09-04
WO1996008868A2 (fr) 1996-03-21
CN1137845A (zh) 1996-12-11

Similar Documents

Publication Publication Date Title
CA2205830A1 (fr) Processeur pour l'execution d'operations de deplacement sur des donnees condensees
TW340262B (en) Semiconductor device, system consisting of semiconductor devices and digital delay circuit
EP0141742A3 (fr) Système mémoire tampon pour la partie entrée/sortie d'un système de traitement de données
AU4428196A (en) Method and apparatus for changing the timbre and/or pitch of audio signals
EP0402736A3 (fr) Circuit détecteur de différence de phase
CA2140457A1 (fr) Methode et dispositif pour ameliorer la precision apparente d'un circuit d'horloge de recepteur de donnees
EP0334357A3 (fr) Dispositif pour l'insertion d'impulsion
CA2056221A1 (fr) Circuit integre programmable utilisant des donnees de controle pour selectionner des donnees en serie ou parallele
WO1996008868A3 (fr) Circuit de temporisation et systeme de transmission utilisant un tel circuit
EP0675613A3 (fr) Système pour la réduction de la gigue dans des multiplexeurs numériques
AU4509797A (en) Input signal reading circuit having a small delay and a high fidelity
EP0715468A3 (fr) Désinterlaceur de données dans un système décodeur de signaux de télévision numérique
EP0735730A3 (fr) Dispositif de commande automatique de fréquence
JPS57182257A (en) Data interchange system of data processing system
AU1351897A (en) Asynchronous self-adjusting input circuit
GB2336653B (en) Electronic control system
TW355901B (en) Image signal processing apparatus
WO1998052123A3 (fr) Procede et agencement de connexion d'un processeur a un circuit integre specifique
AU4710396A (en) Thin electronic data input device
EP0190942A3 (fr) Dispositif de traitement de signal
WO2003023604A3 (fr) Procede pour synchroniser des unites de circuit et dispositif d'horloge a compteur multiple
JPS5596857A (en) Control system for air conditioner
JPS5621276A (en) Initial value set system for white level follower
JPS55134443A (en) Data processing unit
WO2002054406A3 (fr) Procede et dispositif pour exploiter une memoire ram

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 95191080.9

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1995929185

Country of ref document: EP

AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1995929185

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1995929185

Country of ref document: EP