[go: up one dir, main page]

WO1996002943A1 - Grille de connexion amelioree thermiquement - Google Patents

Grille de connexion amelioree thermiquement Download PDF

Info

Publication number
WO1996002943A1
WO1996002943A1 PCT/US1995/009022 US9509022W WO9602943A1 WO 1996002943 A1 WO1996002943 A1 WO 1996002943A1 US 9509022 W US9509022 W US 9509022W WO 9602943 A1 WO9602943 A1 WO 9602943A1
Authority
WO
WIPO (PCT)
Prior art keywords
paddle
leads
perimeter
leadframe
inner lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US1995/009022
Other languages
English (en)
Inventor
Thomas D. Moore
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Analog Devices Inc
Original Assignee
Analog Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/445,036 external-priority patent/US5519576A/en
Priority claimed from US08/445,037 external-priority patent/US5532905A/en
Application filed by Analog Devices Inc filed Critical Analog Devices Inc
Priority to AU31332/95A priority Critical patent/AU3133295A/en
Publication of WO1996002943A1 publication Critical patent/WO1996002943A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49568Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Definitions

  • the present invention relates to the housing and pro ⁇ tection of integrated circuit chips. More specifically, the present invention relates to a leadframe structure that of ⁇ fers enhanced thermal dissipation for integrated circuit chips.
  • the leadframe typically consists of a metallic leadframe paddle on which the IC is mounted and lead fingers for providing electrically conductive paths from the bonding pads of the IC to external elements, such as circuit boards.
  • FIG. 1 An example of a typical leadframe is illustrated in FIG. 1
  • the IC 10 is typically attached to a leadframe paddle 12.
  • Electrically conductive lead fingers 14 are electrically connected to the IC 10 with wire bonds 16 and serve to pro ⁇ vide electrically conductive paths from the IC 10 to external elements (not shown) .
  • the leadframe is typically encapsu ⁇ lated in a moulding compound 18.
  • the typical heat conduction paths are along the leadframe paddle 12 and through the moulding compound 18, which typically has low thermal conductivity.
  • the lead fin ⁇ gers 14 generally do not contribute significantly to the thermal dissipation because of the relatively low thermal conductivity paths between them and the paddle 12.
  • One prior leadframe design described in United States Patent No. 5,146,310 by Bayan et al., improves thermal dissipation by connecting the paddle to four thermally con ⁇ ductive pins and also increasing the surface area of the leadframe paddle.
  • the paddle pins allow the paddle to be connected to external heat sinks, such as a ground plane on a circuit board.
  • external heat sinks such as a ground plane on a circuit board.
  • the pin count is increased by up to four relative to a standard package.
  • the package dimensions In order to incorporate the Bayan design into low pin count packages, such as 8-lead dual in-line plastic (DIP) or 8-lead small outline integrated circuit (SOIC) packages, the package dimensions must be increased by up to 50 percent to accommo- date the additional paddle pins. As a result, these packages must be redesigned to accommodate the Bayan leadframe struc ⁇ ture, and are not pin-compatible with the standard leadframe.
  • DIP dual in-line plastic
  • SOIC small outline integrated circuit
  • Another leadframe structure described in Japanese Pat ⁇ ent Application No. 2-310954 by Isao Sasahara, increases thermal dissipation by placing the inner ends of the lead fingers in close proximity to the leadframe paddle and branching the outer ends of the lead fingers so that a por ⁇ tion of each lead finger is attached to a thermally conduc ⁇ tive sheet positioned on top of the IC package.
  • the Sasahara structure improves thermal dissipation over standard leadframe structures, additional tooling is required to trim and form the lead fingers after the leadframe has been en ⁇ capsulated in the moulding compound and additional manufac ⁇ turing steps are required to apply the thermally conductive sheet to the top of the IC package.
  • a third leadframe structure extends portions of the leadframe paddle into the space between the lead fingers to electrically shield the lead fingers from each other.
  • a side benefit of this design is increased dis ⁇ sipation of heat into the moulding compound as a result of the increased surface area of the paddle.
  • thermal conduction between the paddle and lead fingers is not greatly improved in this design because the paddle extensions are made narrow in order to extend them between each and every pair of lead fingers. Relatively little heat can flow into these extensions because a narrow paddle extension has a higher thermal resistance than a broad paddle extension. As a result, relatively little heat is available in the exten ⁇ sions to transfer into the leads .
  • the present invention provides a leadframe that ex ⁇ hibits improved thermal dissipation and that can be incorpo ⁇ rated in standard outline packages.
  • a larger thermal cross-section is achieved by making the shape of the paddle perimeter nonlinear.
  • the nonlinear shape increases the surface area of the perimeter edge.
  • a "serpentine-shaped" paddle perimeter is used.
  • the inner ends of the lead fingers are placed in close proximity to the paddle perimeter and are shaped to substantially follow its serpentine shape.
  • the shaped paddle perimeter and lead ends increase the area of the thermal cross-section and simultaneously reduce the dis ⁇ tance between the paddle and the leads, resulting in improved thermal conduction between them.
  • the leads conduct the heat to the outside of the package, where it is dissipated into the circuit board on which the leadframe package is mounted.
  • a paddle with a saw-tooth shaped perimeter is used.
  • the leads are positioned so that the in ⁇ ner end of at least one of the leads extends between the "teeth" of the saw-tooth shaped paddle perimeter (these leads are termed "inside leads”).
  • Heat is efficiently conducted to the inside leads as a result of their perimeters being close to and parallel to the paddle perimeter. Heat is conducted from the inside leads to the adjacent leads outside the saw ⁇ tooth paddle perimeter by virtue of their close proximity to each other.
  • This embodiment is particularly suitable for leadframes with a large number of leads, such as a 160-lead Quad Flat Pack (QFP) .
  • QFP Quad Flat Pack
  • the present leadframe structure utilizes the ex ⁇ isting leads of a leadframe to conduct a significant amount of heat away from the IC. Since the number of leads is not increased, the thermally efficient leadframe structure can be incorporated into existing IC package designs without increasing the size or lead count of the IC package.
  • the present leadframe structure does not require additional thermally conductive components, such as thermally conductive sheets. As a result, additional manufacturing steps and tools are not required for either the leadframe or the IC assembly.
  • FIG. 1, described above, is a sectional plan view of a typical leadframe.
  • FIG. 2 is a sectional plan view of an 8-lead P-DIP leadframe incorporating the thermally enhanced paddle and lead finger structure of the present invention.
  • FIGs. 3a-3d are sectional views of the embodiment of FIG. 2 taken along the section line 3-3.
  • FIG. 4a is a sectional plan view of a 160-lead Quad Flat Pack leadframe incorporating the thermally enhanced paddle and lead finger structure of the present invention.
  • FIG. 4b is a sectional plan view of the 160-lead Quad Flat Pack leadframe of FIG. 4a, illustrating an alternative inner lead portion arrangement.
  • FIGs. 5a-5c are sectional views of the embodiment of FIG. 4 taken along the section line 5-5.
  • FIG. 2 illustrates an 8-lead P-DIP package with the leadframe paddle and lead finger structure of the present invention.
  • the leadframe paddle 22 on which an IC 21 is disposed is designed with a nonlinear "serpentine-shaped" perimeter 24 that has a greater perimeter edge surface area than a standard rectangular shaped paddle.
  • Leads 26 are designed so that their inner ends 28 are in close proximity to and substantially follow the shape of the paddle perimeter 2 . This causes the inner lead ends 28 to substantially mesh with the serpentine-shaped paddle per ⁇ imeter.
  • the distance between the lead ends 28 and the paddle perimeter 24 is dictated by the resolution of the manufac- turing process used to make the leadframe.
  • the lead ends 28 are preferably placed as close to the paddle perimeter 24 as the manufacturing process will allow, while maintaining electrical isolation. If the leadframe is manufactured with standard chemical etching techniques, the lead ends 28 and paddle perimeter 24 can be as close together as the leadframe is thick, typically 0.127 mm.
  • the paddle perimeter 24 and the lead ends 28 are preferably disposed in a common plane to minimize the thermal path length.
  • the serpentine shapes of the lead ends 28 and paddle perimeter 24 increase the thermal cross-section between the paddle 22 and leads 26, resulting in more efficient thermal conduction.
  • Thermal cross-section refers to the opposed edge areas of the paddle 21 and lead ends 28, which are typically 0.127 to 0.203 mm thick.
  • power dissipation can be improved by as much as 35 and 50 percent, respectively.
  • the IC 21 is attached to the paddle 22 with thermally conductive adhesive (not shown) .
  • the paddle 22 and leads 26 are preferably made from electrically and thermally conduc- tive material, such as copper. Electrical connections are made between the IC 21 and the leads 26 with wire bonds 30.
  • the paddle 22, IC 21, and a portion of the leads 26 are en ⁇ capsulated in a moulding compound 32, preferably a high thermal conductivity material, such as Sumitomo EME5900H.
  • FIGs. 3a-3d are sectional views of the embodiment of
  • FIG. 2 taken along the section line 3-3, and illustrating different downsetting options for the paddle 22.
  • heat 34 generated by the IC 21 is transmitted to the paddle 22 , and is conducted from the paddle 22 into the moulding compound 32.
  • the large thermal cross-section be ⁇ tween the paddle perimeter 24 and the lead ends 28 results in efficient heat transfer between them through the moulding compound 32.
  • the heat is ultimately transmitted to the cir ⁇ cuit board (not shown) by the leads 26.
  • the paddle perimeter 24 and the lead ends 28 are disposed in a common plane to minimize the thermal path length.
  • the central paddle portion 35 on which the IC 21 lies is downset with respect to the outer portions 37 of the leads 26, while still maintaining the lead ends 28 and the paddle perimeter 24 on a common plane. The amount of downset can be adjusted to accomodate particular package requirements.
  • FIG. 3c illustrates a downsetting option in which the entire paddle 22 is downset with respect to the leads 26.
  • the amount of downset used in this embodiment is preferably limited so that the distance between the top of the paddle 22 and the top of the lead ends 28 is no greater than approxi ⁇ mately 1.5 times the thickness of the inner lead ends 28 and paddle perimeter 24, so that heat conduction is not compro ⁇ mised. Even though the lead ends 28 and the paddle perimeter 24 are no longer disposed on a common plane, the applicant has found that for a downset equal to 1.0 times the thickness of the leads 26, heat conduction is reduced by only 6 percent when compared to the embodiments of FIGs. 3a, 3b and 3d.
  • the present invention utilizes the leads 26 for heat dissipation, other heat conducting paths are still present.
  • some of the heat conducted into the moulding compound is conducted to the surface of the package, where it is convected by the air.
  • the specific paddle perimeter shape and lead shapes il ⁇ lustrated in FIG. 2 are not the only shapes that can be used. Any shape that increases the thermal cross-section between the paddle perimeter 24 and the lead ends 28 can be used.
  • FIG. 4a illustrates a way of implementing the thermally- enhanced paddle and lead structure in IC packages that uti- lize a large number of leads, such as a 160-lead QFP.
  • the paddle 36 is designed so that its perimeter 38 contains in ⁇ dentations and generally rectangularly shaped protrusions 42. At least two adjacent leads 40 are extended into each inden- tation between protrusions 42.
  • the distance between the in ⁇ ner portion of the leads 41 and the paddle perimeter 38 should be as short as existing leadframe manufacturing tech ⁇ niques will allow. With standard chemical etching techniques, the distance can be as short as 0.127 mm.
  • the shape of the paddle perimeter increases the thermal cross-section between the paddle 36 and the extended leads 40.
  • the leadframe struc ⁇ ture of FIG. 4 is encapsulated in a moulding compound 44.
  • the moulding compound 44 conducts heat over the short distance between the paddle perimeter 38 and the extended leads 40. As the heat travels along the ex ⁇ tended leads 40 towards the circuit board (not shown) , some of the heat is conducted to the adjacent shorter leads 48, which help transfer the heat to the circuit board (not shown) . As with the embodiment of FIG. 2, heat is also con ⁇ ducted to the surface of the package by the moulding compound 44, where it is convected by the air. As with the embodi ⁇ ments of FIGs. 3a-3d, the paddle portion on which the IC 21 lies may be downset with respect to the outer lead portions, as illustrated in FIGs. 5a-5c.
  • FIG. 4b illustrates an embodiment in which all the leads 40 are extended into the indentations, so that there are no short leads.
  • FIG. 4a at least two adjacent leads are extended into each indentation.
  • the leads 50 that are not directly ad ⁇ jacent to a protrusion 42 receive heat from the surrounding leads, which helps transfer the heat to the circuit board (not shown) .

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

On obtient une grille de connexion présentant une dissipation thermique améliorée et pouvant être insérée dans des boîtiers de circuit intégré (CI) standard en augmentant la section efficace thermique entre la barrette (22) de la grille de connexion et les doigts conducteurs (conducteurs)(26), de sorte que ceux-ci puissent être utilisés pour évacuer une quantité considérable de chaleur du circuit intégré (21). On obtient une section efficace thermique plus importante en donnant une forme non linéaire au contour (24) de la barrette de manière à augmenter la surface de son bord. Dans le mode de réalisation préféré, le périmètre de la barrette (24) présente une forme de serpentin, et les extrémités internes (28) des conducteurs (26) sont placées très près de cette dernière et épousent les contours du serpentin. La barrette conformée (22) et les extrémités (28) des conducteurs augmentent la section efficace thermique entre la barrette (22) et les conducteurs (26), ce qui a pour effet d'améliorer la conduction thermique. Les conducteurs (26) acheminent la chaleur à l'extérieur du boîtier, ladite chaleur étant dissipée dans la plaquette sur laquelle le boîtier de la grille de connexion est montée. Lorsque le boîtier présente un grand nombre de conducteurs, le périmètre de la barrette est en dents de scie, au moins certains des conducteurs étant placés entre les dents adjacentes.
PCT/US1995/009022 1994-07-19 1995-07-17 Grille de connexion amelioree thermiquement Ceased WO1996002943A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU31332/95A AU3133295A (en) 1994-07-19 1995-07-17 Thermally enhanced leadframe

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US27732494A 1994-07-19 1994-07-19
US08/277,324 1994-07-19
US08/445,036 1995-05-19
US08/445,036 US5519576A (en) 1994-07-19 1995-05-19 Thermally enhanced leadframe
US08/445,037 US5532905A (en) 1994-07-19 1995-05-19 Thermally enhanced leadframe for packages that utilize a large number of leads
US08/445,037 1995-05-19

Publications (1)

Publication Number Publication Date
WO1996002943A1 true WO1996002943A1 (fr) 1996-02-01

Family

ID=27402888

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1995/009022 Ceased WO1996002943A1 (fr) 1994-07-19 1995-07-17 Grille de connexion amelioree thermiquement

Country Status (4)

Country Link
CN (1) CN1119832C (fr)
AU (1) AU3133295A (fr)
TW (1) TW389384U (fr)
WO (1) WO1996002943A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7956175B2 (en) 2003-09-11 2011-06-07 Ibis Biosciences, Inc. Compositions for use in identification of bacteria
US8097416B2 (en) 2003-09-11 2012-01-17 Ibis Biosciences, Inc. Methods for identification of sepsis-causing bacteria
US8546082B2 (en) 2003-09-11 2013-10-01 Ibis Biosciences, Inc. Methods for identification of sepsis-causing bacteria

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100377346C (zh) * 2004-12-23 2008-03-26 旺宏电子股份有限公司 封装件
CN101604971B (zh) * 2008-06-12 2011-09-14 泰艺电子股份有限公司 能减缓热能散逸至外部的振荡器装置
CN101800208B (zh) * 2009-02-11 2012-02-29 日月光半导体制造股份有限公司 半导体封装构造及其散热片
CN102496609B (zh) * 2011-12-22 2014-10-01 日月光半导体制造股份有限公司 内嵌晶粒封装结构及其制造方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53135574A (en) * 1977-05-02 1978-11-27 Hitachi Ltd Lead frame
JPS6123351A (ja) * 1984-07-11 1986-01-31 Nec Corp リ−ドフレ−ム
JPS63174347A (ja) * 1987-01-13 1988-07-18 Shinko Electric Ind Co Ltd リ−ドフレ−ム

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53135574A (en) * 1977-05-02 1978-11-27 Hitachi Ltd Lead frame
JPS6123351A (ja) * 1984-07-11 1986-01-31 Nec Corp リ−ドフレ−ム
JPS63174347A (ja) * 1987-01-13 1988-07-18 Shinko Electric Ind Co Ltd リ−ドフレ−ム

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7956175B2 (en) 2003-09-11 2011-06-07 Ibis Biosciences, Inc. Compositions for use in identification of bacteria
US8013142B2 (en) 2003-09-11 2011-09-06 Ibis Biosciences, Inc. Compositions for use in identification of bacteria
US8097416B2 (en) 2003-09-11 2012-01-17 Ibis Biosciences, Inc. Methods for identification of sepsis-causing bacteria
US8546082B2 (en) 2003-09-11 2013-10-01 Ibis Biosciences, Inc. Methods for identification of sepsis-causing bacteria

Also Published As

Publication number Publication date
TW389384U (en) 2000-05-01
CN1172552A (zh) 1998-02-04
CN1119832C (zh) 2003-08-27
AU3133295A (en) 1996-02-16

Similar Documents

Publication Publication Date Title
US5541446A (en) Integrated circuit package with improved heat dissipation
US5646831A (en) Electrically enhanced power quad flat pack arrangement
US6723582B2 (en) Method of making a semiconductor package having exposed metal strap
KR960004562B1 (ko) 반도체 장치 패키지
US6153924A (en) Multilayered lead frame for semiconductor package
EP1374305B1 (fr) Grille matricielle perfectionnee a billes a puce verso et son procede de fabrication
US5796159A (en) Thermally efficient integrated circuit package
JP5442368B2 (ja) 直付リード線を備えるicチップパッケージ
KR930002804B1 (ko) 수지밀봉형 반도체장치
US5105257A (en) Packaged semiconductor device and semiconductor device packaging element
US5532905A (en) Thermally enhanced leadframe for packages that utilize a large number of leads
US4684975A (en) Molded semiconductor package having improved heat dissipation
US5519576A (en) Thermally enhanced leadframe
US20100193922A1 (en) Semiconductor chip package
JPH05109972A (ja) リードフレーム及び集積回路チツプのパツケージ・アセンブリ
US5299091A (en) Packaged semiconductor device having heat dissipation/electrical connection bumps and method of manufacturing same
US5939781A (en) Thermally enhanced integrated circuit packaging system
US8076771B2 (en) Semiconductor device having metal cap divided by slit
JP2829925B2 (ja) 半導体パッケージ及び電子回路盤
JPS63246851A (ja) 半導体装置の保持器および集積回路をプラスチック・パッケージの内部に収納する方法
US7102211B2 (en) Semiconductor device and hybrid integrated circuit device
WO1996002943A1 (fr) Grille de connexion amelioree thermiquement
JPH03132063A (ja) リードフレーム
US5248895A (en) Semiconductor apparatus having resin encapsulated tab tape connections
EP0436126A2 (fr) Dispositif semi-conducteur encapsulé en résine

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 95193990.4

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): AT AU BB BG BR BY CA CH CN CZ DE DK ES FI GB HU JP KP KR KZ LK LU LV MG MN MW NO NZ PL PT RO RU SD SE SG SK UA US UZ VN

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WD Withdrawal of designations after international publication

Free format text: US

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase