US20170084578A1 - Flexibly-wrapped integrated circuit die - Google Patents
Flexibly-wrapped integrated circuit die Download PDFInfo
- Publication number
- US20170084578A1 US20170084578A1 US15/367,645 US201615367645A US2017084578A1 US 20170084578 A1 US20170084578 A1 US 20170084578A1 US 201615367645 A US201615367645 A US 201615367645A US 2017084578 A1 US2017084578 A1 US 2017084578A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- circuit die
- flexibly
- substrate
- wrapped
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H10W70/60—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
- H01L25/0652—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H01L27/0207—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/117—Shapes of semiconductor bodies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/10—Integrated device layouts
-
- H10W20/42—
-
- H10W20/497—
-
- H10W40/22—
-
- H10W42/00—
-
- H10W42/121—
-
- H10W42/20—
-
- H10W44/20—
-
- H10W72/00—
-
- H10W72/072—
-
- H10W72/075—
-
- H10W72/20—
-
- H10W72/50—
-
- H10W90/00—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16113—Disposition the whole bump connector protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48105—Connecting bonding areas at different heights
- H01L2224/48106—Connecting bonding areas at different heights the connector being orthogonal to a side surface of the semiconductor or solid-state body, e.g. parallel layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73257—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06589—Thermal management, e.g. cooling
-
- H10W44/248—
-
- H10W72/01925—
-
- H10W72/07202—
-
- H10W72/07204—
-
- H10W72/07227—
-
- H10W72/07236—
-
- H10W72/07237—
-
- H10W72/07254—
-
- H10W72/07536—
-
- H10W72/07554—
-
- H10W72/242—
-
- H10W72/244—
-
- H10W72/252—
-
- H10W72/253—
-
- H10W72/5434—
-
- H10W72/5445—
-
- H10W72/5453—
-
- H10W72/59—
-
- H10W72/834—
-
- H10W72/879—
-
- H10W72/923—
-
- H10W90/288—
-
- H10W90/724—
-
- H10W90/752—
-
- H10W90/753—
-
- H10W90/754—
-
- H10W90/755—
Definitions
- Embodiments described herein generally relate to integrated circuits. Some embodiments relate to integrated circuit bonding.
- One typical way to connect multiple integrated circuit dies may be to stack the dies vertically as tiers, using vias to connect the circuitry between the tiers of dies. This may result in the heat generated by the circuitry of a lower substrate propagating upwards through the stacked dies. This may add to the heat already generated by the circuitry of the upper tiers of dies, thus decreasing the reliability of the upper tiers of dies.
- Another method may locate dies side-by-side and use wire bonding to connect circuits between each. This may result in longer bond wires that may be more susceptible to breakage as well as a larger total package size.
- FIG. 1 illustrates an embodiment of a flexibly-wrapped integrated circuit die.
- FIG. 2 illustrates an embodiment of the flexibly-wrapped integrated circuit die formed around a stack of integrated circuit dies.
- FIG. 3 illustrates an embodiment of the flexibly-wrapped integrated circuit die with an antenna.
- FIG. 4 illustrates an embodiment of the flexibly-wrapped integrated circuit die with shielding.
- FIG. 5 illustrates an embodiment of the flexibly-wrapped integrated circuit die with edge connections.
- FIG. 6 illustrates an embodiment of a method for connecting the flexibly-wrapped integrated circuit die to another substrate.
- FIGS. 7A-7D illustrate embodiments of a stacked stud connection on a flexibly-wrapped integrated circuit die.
- FIG. 8 illustrates an embodiment of alignment pillars.
- integrated circuit die may refer to not only the electrical circuitry but also any film, substrate (e.g., silicon), and/or other material used to mount the circuitry.
- an integrated circuit die may include an electrical circuit formed on or as part of the substrate, the film, and/or any other material for mounting circuitry.
- Multiple integrated circuit dies may be combined by stacking the integrated circuit dies vertically in a tiered structure.
- the integrated circuit dies may then use vias to connect circuitry on a first tier to circuitry on other tiers that are above and/or below the first tier.
- This orientation may result in heat from circuitry operating on a lower integrated circuit die propagating through the upper integrated circuit dies.
- this additional heat is added to the heat of the operating circuitry of the upper integrated circuit dies, it may result in heat-related problems and increased failure rates for circuit elements in the upper integrated circuit dies.
- These problems may be reduced by wrapping a relatively thin, vertically oriented integrated circuit die around one or more horizontally oriented integrated circuit dies.
- a relatively thin, vertically oriented integrated circuit die around one or more horizontally oriented integrated circuit dies.
- the flexibly-wrapped integrated circuit die may be bonded in the vertical orientation peripherally around the edges of one or more horizontally oriented integrated circuit dies. Heat produced by circuitry on the flexibly-wrapped integrated circuit die may be emitted upwards and away from the horizontally oriented integrated circuit die(s).
- the present embodiments are not limited to an exactly orthogonal relationship between the two dies.
- the vertically oriented, flexibly-wrapped integrated circuit die may be at an angle other than 90° in relation to the substrate or package to which it is mounted and to the integrated circuit die(s) around which the flexibly-wrapped integrated circuit die may be peripherally wrapped.
- FIG. 1 illustrates an embodiment of a flexibly-wrapped integrated circuit die 100 device.
- the device may include the flexibly-wrapped integrated circuit die 100 mounted on a substrate or package 115 .
- the flexibly-wrapped integrated circuit die 100 may have a reduced thickness in order to enable it to bend enough to be formed in an arc, a circular segment, a circle, an oval, or some other shape.
- the flexibly-wrapped integrated circuit die 100 may comprise a circuit (e.g., traces, vias, electronic components) formed on or part of a film, a substrate (e.g., silicon, germanium), or some other die material.
- the flexibly-wrapped integrated circuit die 100 may be formed within the package 115 that may provide one or more of structural protection, environmental protection, shielding, and/or heat sink capabilities.
- the bottom of the package 115 may be a substrate or may be attached to a substrate.
- the package 115 may substantially enclose the flexibly-wrapped integrated circuit die 100 device.
- FIG. 1 also illustrates that horizontally oriented integrated circuit dies may not be used in some embodiments.
- the flexibly-wrapped integrated circuit die 100 may be formed substantially as shown without the horizontally oriented integrated circuit dies.
- bonding wires 121 may couple circuitry from the flexibly-wrapped integrated circuit die 100 to the substrate or package 115 where a circuit may be mounted.
- the flexibly-wrapped integrated circuit die 100 may be formed in a complete circuit such that the ends of the flexibly-wrapped integrated circuit die 100 meet and may be connected together. Another embodiment may include a gap between the ends of the flexibly-wrapped integrated circuit die 100 , such as the gap shown in FIG. 1 . In such an embodiment, one or more bonding wires 120 may be used to bridge the gap and connect the circuitry if one or more circuits need to be completed. In another embodiment, the flexibly-wrapped integrated circuit die 100 may form only an arc or curved form.
- the flexibly-wrapped integrated circuit die 100 may comprise a segmented substrate material (e.g., a plurality of linked shorter segments) wherein each segment may not be thin enough to be flexible individually but together may mimic a flexibly-wrapped integrated circuit die 100 .
- a segmented substrate material e.g., a plurality of linked shorter segments
- Another embodiment may use an integrated circuit die 100 that is initially flexible but may then be hardened into an arc, curve, or circular shape that is no longer flexible once formed in a desired shape and location.
- One side of the flexibly-wrapped integrated circuit die 100 may be an active side 111 while the other side may be an inactive side 110 .
- the active side may include a majority of the electronic circuitry that includes circuit traces, and/or circuit elements (e.g., transistors, interconnects, capacitors, resistors, logic elements).
- the inactive side 110 may include a lesser amount of the electronic circuitry.
- FIG. 2 illustrates an embodiment of the flexibly-wrapped integrated circuit die 100 formed around horizontally oriented integrated circuit die(s) 200 (e.g., stack of integrated circuit dies, substrates, and/or electrical components).
- integrated circuit die(s) 200 e.g., stack of integrated circuit dies, substrates, and/or electrical components.
- the stack of integrated circuit die(s) 200 may be coupled together mechanically as well as electrically through solder balls and bonding wires 205 . Vias may electrically connect the circuits of the different tiers of dies and/or substrates. If the bottom of the package 115 comprises a substrate with a circuit, the horizontally oriented integrated circuit die(s) 200 may be coupled to that circuit with one or more bonding wires 205 .
- Circuitry on the active side 111 of the flexibly-wrapped integrated circuit die 100 may be coupled to the horizontally oriented integrated circuit die(s) 200 by one or more bonding wires 203 .
- the circuitry on the active side 111 of the flexibly-wrapped integrated circuit die 100 may also be coupled to circuitry on the substrate and/or package 115 by one or more bonding wires 121 .
- FIG. 3 illustrates an embodiment of the flexibly-wrapped integrated circuit die 100 having an antenna 300 .
- the antenna 300 may be mounted on the inactive side 110 (e.g., outer side) of the flexibly-wrapped integrated circuit die 100 .
- the antenna 300 may be electrically coupled to circuitry on the active side 111 by a via or jumper wire.
- the antenna 300 may also be electrically coupled to the horizontally oriented integrated circuit die(s) 200 by a bonding wire 310 coupled to a via.
- the antenna 300 may be configured to radiate a signal outwards thus leaving the horizontally oriented integrated circuit die(s) 200 undisturbed. This may be accomplished by forming a shield layer between the antenna 300 and the inactive side 110 of the flexibly-wrapped integrated circuit die 100 . In an embodiment, the antenna 300 may be part of or combined with shielding 400 as illustrated in FIG. 4 .
- the antenna 300 may be a metal that has been formed on the flexibly-wrapped integrated circuit die 100 by an etching process or a metal deposition process.
- the antenna 300 may also be an antenna element that is electrically and/or mechanically bonded to the surface of the flexibly-wrapped integrated circuit die 100 .
- FIG. 4 illustrates an embodiment of the flexibly-wrapped integrated circuit die 100 having shielding 400 , 401 .
- the shielding 400 , 401 may be a metal shielding and include shielding on both the inactive surface 110 of the flexibly-wrapped integrated circuit die 100 as well as covering the top 401 of the flexibly-wrapped integrated circuit die 100 .
- only the inactive surface 110 of the flexibly-wrapped integrated circuit die 100 includes shielding 400 .
- only the top 401 of the flexibly-wrapped integrated circuit die 100 includes the shielding 401 .
- either the top shielding 401 or the side shielding 400 may include an antenna 300 formed into the shielding material.
- the flexibly-wrapped integrated circuit die 100 may be glued, soldered, or bonded in some manner to the package 115 , as illustrated previously.
- FIG. 5 illustrates an embodiment of the flexibly-wrapped integrated circuit die 100 that is attached to the substrate or package 115 using edge connections.
- a plurality of solder areas may be attached to a top surface of the substrate or package 115 in a particular pattern.
- a lower edge of the flexibly-wrapped integrated circuit die 100 may have a plurality of landing pads 501 in the same particular pattern such that each landing pad corresponds to a solder ball location.
- the flexibly-wrapped integrated circuit die 100 may then be lowered on or near the top surface of the substrate or package 115 with the corresponding landing pads 501 matching up with the solder balls 500 .
- the solder balls 500 may melt and fuse to its associated landing pad when cooled, thus attaching the flexibly-wrapped integrated circuit die 100 to the substrate or package 115 .
- FIG. 6 illustrates an embodiment of a method for connecting the flexibly-wrapped integrated circuit die 100 to the substrate or package 115 or another substrate.
- a tube 600 may be used to substantially encircle the flexibly-wrapped integrated circuit die 100 either temporarily during attachment of the flexibly-wrapped integrated circuit die 100 to the package 115 or permanently bonded to the substrate or package 115 .
- the tube 600 may be used during a wire bonding process to reduce cracks that may occur during the bonding process.
- the tube 600 may include a material that enables it to act as a heat sink.
- the tube 600 may be mechanically coupled to the flexibly-wrapped integrated circuit die 100 and radiate heat away from the flexibly-wrapped integrated circuit die 100 .
- FIGS. 7A-7D illustrate embodiments of a method for creating a stacked stud connection 705 on a flexibly-wrapped integrated circuit die 100 and placing a bonding wire between the stacked stud 705 and a horizontally oriented integrated circuit die 710 .
- the stacked stud connection 705 may reduce the complexity and increase the reliability of a wire bonding process since the wire bonding mechanisms may only have to move in a vertical direction.
- such an embodiment is for purposes of illustration only as another embodiment may bond wire to the flexibly-wrapped integrated circuit die 100 in a substantially horizontal direction as well.
- FIG. 7A illustrates an initial step with the flexibly-wrapped integrated circuit die 100 lying flat.
- the flexibly-wrapped integrated circuit die 100 comprises a plurality of solder pads 700 - 702 .
- the plurality of solder pads 700 - 702 are located on the active side 111 of the flexibly-wrapped integrated circuit die 100 .
- FIG. 7B illustrates a stack 705 of a plurality of solder balls (e.g., solder bumps) that are formed on one of the solder pads 701 .
- a metal cylinder or single solder cylinder may be used instead of the plurality of solder balls.
- FIG. 7C illustrates the flexibly-wrapped integrated circuit die 100 being in a substantially vertical orientation and placed near a substantially horizontal integrated circuit die 710 .
- the substantially horizontal integrated circuit die 710 may comprise a plurality of solder pads 711 , 712 .
- FIG. 7D illustrates a bonding wire 720 being attached to both the stack 705 and one of the solder pads 711 on the substantially horizontal integrated circuit die 710 .
- the bonding of the wire 720 may use a well-known process of heating the solder, placing the wire 720 , and letting the solder cool.
- FIGS. 7A-7D The wire bonding process of FIGS. 7A-7D is for purposes of illustration only. Other wire bonding processes may be used.
- FIG. 8 illustrates an embodiment of alignment pillars for aligning the flexibly-wrapped integrated circuit die 100 to the substrate or package 115 to which the flexibly-wrapped integrated circuit die 100 is coupled.
- the alignment pillars may comprise a plurality of pillars 800 - 803 located in corners of the package 115 .
- Other embodiments may position more than four pillars 800 - 803 and/or in different locations than the corners of the package 115 .
- the flexibly-wrapped integrated circuit die 100 may be positioned within the alignment pillars 800 - 803 .
- the alignment pillars 800 - 803 may then hold the flexibly-wrapped integrated circuit die 100 in that position until it is permanently attached to the package 115 .
- accurate alignment of the flexibly-wrapped integrated circuit die 100 may be desired due to the placement of the solder balls 500 and the landing pads 501 .
- the pillars 800 - 803 may be removed after attachment of the flexibly-wrapped integrated circuit die 100 or left on the package 115 permanently.
- the alignment pillars 800 - 803 may serve a purpose other than alignment.
- the alignment pillars 800 - 803 may serve as heat sinks to remove heat from the flexibly-wrapped integrated circuit die 100 , substrates, or the package 115 .
- the alignment pillars 800 - 803 may also be used as antennas, selective shielding, and/or to modify an airflow (e.g., cooling fan airflow) around the assembly.
- Example 1 is an integrated circuit die device comprising a substrate and a flexible integrated circuit die coupled to the substrate in a substantially vertical orientation with reference to a surface of the substrate.
- Example 2 the subject matter of Example 1 can optionally include wherein the curved integrated circuit die comprises a segmented substrate material comprising a plurality of linked segments.
- Example 3 the subject matter of Examples 1-2 can optionally include wherein the curved integrated circuit die comprises an active side and an inactive side.
- Example 4 the subject matter of Examples 1-3 can optionally include wherein the active side comprises additional electronic circuitry with reference to the inactive side.
- Example 5 the subject matter of Examples 1-4 can optionally include bonding wires coupling electronic circuitry on the curved integrated circuit die to circuitry on the substrate.
- Example 6 the subject matter of Examples 1-5 can optionally include at least one integrated circuit die coupled to the substrate in a substantially horizontal orientation with reference to the flexible integrated circuit die, wherein the curved integrated circuit die wraps around at least a portion of the periphery of the at least one integrated circuit die.
- Example 7 the subject matter of Examples 1-6 can optionally include wherein electronic circuitry on the curved integrated circuit die is coupled to the at least one integrated circuit die with one or more bonding wires.
- Example 8 the subject matter of Examples 1-7 can optionally include wherein the curved integrated circuit die is coupled to the substrate in a circular pattern around the periphery of the at least one integrated circuit die.
- Example 9 the subject matter of Examples 1-8 can optionally include wherein ends of the curved integrated circuit die are coupled together.
- Example 10 the subject matter of Examples 1-9 can optionally include a shield formed on an inactive side of the curved integrated circuit die.
- Example 11 is a flexibly-wrapped integrated circuit die device comprising: a substrate, an integrated circuit die coupled to the substrate, and a flexible integrated circuit die, the flexible integrated circuit die coupled to the substrate in a substantially vertical orientation with reference to a surface of the substrate wherein the flexible integrated circuit die substantially peripherally encircles the integrated circuit die.
- Example 12 the subject matter of Example 11 can optionally include wherein the integrated circuit die coupled to the substrate comprises a plurality of stacked integrated circuit dies.
- Example 13 the subject matter of Examples 11-12 can optionally include a tube coupled to the substrate and substantially encircling the flexible integrated circuit die.
- Example 14 the subject matter of Examples 11-13 can optionally include wherein the flexible integrated circuit die further comprises a plurality of landing pads arranged around a lower edge of the flexible integrated circuit die in a particular pattern, each landing pad coupled to a corresponding one of a plurality of solder balls coupled to the substrate in the particular pattern.
- Example 15 the subject matter of Examples 11-14 can optionally include wherein the substrate is part of a package that substantially encloses the flexibly-wrapped integrated circuit die device.
- Example 16 the subject matter of Examples 11-15 can optionally include alignment pillars coupled to the substrate and configured to align the flexible integrated circuit die to the substrate.
- Example 17 is a method for mounting a flexibly-wrapped integrated circuit die to a substrate, the method comprising: providing a plurality of solder areas in a particular pattern on the substrate; aligning each of a plurality of landing pads, formed in the particular pattern on a lower edge of the flexibly-wrapped integrated circuit die, with an associated one of the plurality of solder areas; and causing each of the plurality of landing pads to fuse with its associated one of the plurality of solder areas.
- Example 1 8 the subject matter of Example 17 can optionally include stacked studs on the flexibly-wrapped integrated circuit die; and attaching bonding wires from the stacked studs to the substrate.
- Example 19 the subject matter of Examples 17-18 can optionally include wherein forming each of the stacked studs comprises stacking a plurality of solder balls on a solder pad of the flexibly-wrapped integrated circuit die.
- Example 20 the subject matter of Examples 17-19 can optionally include wherein aligning each of the plurality of landing pads comprises using alignment pillars on the substrate to align the flexibly-wrapped integrated circuit die with the particular pattern of solder areas on the substrate.
- Example 21 the subject matter of Examples 17-20 can optionally include wherein aligning each of the plurality of landing pads comprises forming the flexibly-wrapped integrated circuit die within a tube attached to the substrate.
- Example 22 the subject matter of Examples 17-21 can optionally include coupling ends of the flexible integrated circuit die together with one or more bonding wires.
- Example 23 is a flexibly-wrapped integrated circuit die device comprising: a package having a substrate on a bottom surface; a flexible integrated circuit die, the flexible integrated circuit die coupled to the substrate in a substantially vertical orientation with reference to a surface of the substrate;
- Example 24 the subject matter of Example 23 can optionally include wherein the package substantially surrounds the flexible integrated circuit die.
- Example 25 the subject matter of Examples 23-24 can optionally include wherein the package comprises a heat sink capability.
- Example 26 the subject matter of Examples 23-25 can optionally include wherein the package comprises a shielding capability.
- Example 27 the subject matter of Examples 23-26 can optionally include wherein the shield comprises a shield wrapped around the flexible integrated circuit die on an inactive side of the flexible integrated circuit die.
- Example 28 the subject matter of Examples 23-27 can optionally include a top shield coupled to a top edge of the shield wrapped around the flexible integrated circuit die.
- Example 29 the subject matter of Examples 23-28 can optionally include alignment pillars coupled to the substrate, the alignment pillars comprising heat sink capabilities.
- Example 30 the subject matter of Examples 23-29 can optionally include alignment pillars coupled to the substrate, the alignment pillars comprising an antenna on at least one of the pillars.
- Example 31 the subject matter of Examples 23-30 can optionally include alignment pillars coupled to the substrate wherein the alignment pillars are configured to direct cooling air around the device.
- Example 32 is a flexibly-wrapped integrated circuit die device comprising: a package having a substrate on a bottom surface; first means for mounting coupled in a pattern on a top surface of the substrate; and a flexible integrated circuit die having second means for mounting located along a lower edge in the pattern such that each of the second means for mounting corresponds to one of the first means for mounting, the flexible integrated circuit die coupled to the substrate in a substantially vertical orientation with reference to the top surface of the substrate.
- Example 33 the subject matter of Example 32 can optionally include 2 wherein the first means for mounting comprises a plurality of solder balls and the second means for mounting comprises a plurality of landing pads.
- Example 34 the subject matter of Examples 32-33 can optionally include wherein the flexible integrated circuit die has a thickness in a range of 2-25 mm.
- Example 35 the subject matter of Examples 32-34 can optionally include wherein the flexible integrated circuit die comprises an antenna.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Wire Bonding (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- General Engineering & Computer Science (AREA)
- Die Bonding (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
Abstract
Embodiments of a flexibly-wrapped integrated circuit die device and a method for mounting a flexibly-wrapped integrated circuit die to a substrate are disclosed. In some embodiments, the flexibly-wrapped integrated circuit die device includes a substrate and a flexible integrated circuit die coupled to the substrate in a substantially vertical orientation with reference to a surface of the substrate.
Description
- This application is a divisional of U.S. patent application Ser. No. 14/368,434, filed on Jun. 24, 2014, which is a U.S. National Stage Filing under 35 U.S.C. §371 from International Patent Application Serial No. PCT/US2013/076397, filed on Dec. 19, 2013, the benefit of priority of which each is claimed hereby, and each is incorporated by reference herein in its entirety.
- Embodiments described herein generally relate to integrated circuits. Some embodiments relate to integrated circuit bonding.
- As manufacturers attempt to reduce the size of electronic devices, they may find ways to combine integrated circuit dies in order to make the electronics of the device more compact. One typical way to connect multiple integrated circuit dies may be to stack the dies vertically as tiers, using vias to connect the circuitry between the tiers of dies. This may result in the heat generated by the circuitry of a lower substrate propagating upwards through the stacked dies. This may add to the heat already generated by the circuitry of the upper tiers of dies, thus decreasing the reliability of the upper tiers of dies.
- Another method may locate dies side-by-side and use wire bonding to connect circuits between each. This may result in longer bond wires that may be more susceptible to breakage as well as a larger total package size.
- There are general needs for combining multiple integrated circuits in a relatively small package.
-
FIG. 1 illustrates an embodiment of a flexibly-wrapped integrated circuit die. -
FIG. 2 illustrates an embodiment of the flexibly-wrapped integrated circuit die formed around a stack of integrated circuit dies. -
FIG. 3 illustrates an embodiment of the flexibly-wrapped integrated circuit die with an antenna. -
FIG. 4 illustrates an embodiment of the flexibly-wrapped integrated circuit die with shielding. -
FIG. 5 illustrates an embodiment of the flexibly-wrapped integrated circuit die with edge connections. -
FIG. 6 illustrates an embodiment of a method for connecting the flexibly-wrapped integrated circuit die to another substrate. -
FIGS. 7A-7D illustrate embodiments of a stacked stud connection on a flexibly-wrapped integrated circuit die. -
FIG. 8 illustrates an embodiment of alignment pillars. - The following description and the drawings sufficiently illustrate specific embodiments to enable those skilled in the art to practice them. Other embodiments may incorporate structural, logical, electrical, process, and other changes. Portions and features of some embodiments may be included in, or substituted for, those of other embodiments. Embodiments set forth in the claims encompass all available equivalents of those claims.
- Subsequent discussions refer to integrated circuit dies. The term integrated circuit die may refer to not only the electrical circuitry but also any film, substrate (e.g., silicon), and/or other material used to mount the circuitry. Thus, as used herein, an integrated circuit die may include an electrical circuit formed on or as part of the substrate, the film, and/or any other material for mounting circuitry.
- Multiple integrated circuit dies may be combined by stacking the integrated circuit dies vertically in a tiered structure. The integrated circuit dies may then use vias to connect circuitry on a first tier to circuitry on other tiers that are above and/or below the first tier.
- This orientation may result in heat from circuitry operating on a lower integrated circuit die propagating through the upper integrated circuit dies. When this additional heat is added to the heat of the operating circuitry of the upper integrated circuit dies, it may result in heat-related problems and increased failure rates for circuit elements in the upper integrated circuit dies.
- These problems may be reduced by wrapping a relatively thin, vertically oriented integrated circuit die around one or more horizontally oriented integrated circuit dies. For example, by reducing the thickness of a flexibly-wrapped integrated circuit die to a thickness that enables it to bend and flex (e.g., for Si dies less than 50 μm thick; for other die or die substrate materials, different thickness limits may apply), the flexibly-wrapped integrated circuit die may be bonded in the vertical orientation peripherally around the edges of one or more horizontally oriented integrated circuit dies. Heat produced by circuitry on the flexibly-wrapped integrated circuit die may be emitted upwards and away from the horizontally oriented integrated circuit die(s).
- While reference is made herein to the vertically oriented, flexibly-wrapped integrated circuit die and the horizontally oriented integrated circuit die(s) (and the substrate to which the die(s) are attached), the present embodiments are not limited to an exactly orthogonal relationship between the two dies. For example, the vertically oriented, flexibly-wrapped integrated circuit die may be at an angle other than 90° in relation to the substrate or package to which it is mounted and to the integrated circuit die(s) around which the flexibly-wrapped integrated circuit die may be peripherally wrapped.
-
FIG. 1 illustrates an embodiment of a flexibly-wrapped integrated circuit die 100 device. The device may include the flexibly-wrapped integrated circuit die 100 mounted on a substrate orpackage 115. - The flexibly-wrapped
integrated circuit die 100 may have a reduced thickness in order to enable it to bend enough to be formed in an arc, a circular segment, a circle, an oval, or some other shape. The flexibly-wrapped integrated circuit die 100 may comprise a circuit (e.g., traces, vias, electronic components) formed on or part of a film, a substrate (e.g., silicon, germanium), or some other die material. - The flexibly-wrapped
integrated circuit die 100 may be formed within thepackage 115 that may provide one or more of structural protection, environmental protection, shielding, and/or heat sink capabilities. The bottom of thepackage 115 may be a substrate or may be attached to a substrate. Thepackage 115 may substantially enclose the flexibly-wrapped integrated circuit die 100 device. -
FIG. 1 also illustrates that horizontally oriented integrated circuit dies may not be used in some embodiments. For example, the flexibly-wrappedintegrated circuit die 100 may be formed substantially as shown without the horizontally oriented integrated circuit dies. In an embodiment,bonding wires 121 may couple circuitry from the flexibly-wrapped integrated circuit die 100 to the substrate orpackage 115 where a circuit may be mounted. - The flexibly-wrapped
integrated circuit die 100 may be formed in a complete circuit such that the ends of the flexibly-wrapped integrated circuit die 100 meet and may be connected together. Another embodiment may include a gap between the ends of the flexibly-wrappedintegrated circuit die 100, such as the gap shown inFIG. 1 . In such an embodiment, one ormore bonding wires 120 may be used to bridge the gap and connect the circuitry if one or more circuits need to be completed. In another embodiment, the flexibly-wrapped integrated circuit die 100 may form only an arc or curved form. - In another embodiment, the flexibly-wrapped
integrated circuit die 100 may comprise a segmented substrate material (e.g., a plurality of linked shorter segments) wherein each segment may not be thin enough to be flexible individually but together may mimic a flexibly-wrappedintegrated circuit die 100. Another embodiment may use anintegrated circuit die 100 that is initially flexible but may then be hardened into an arc, curve, or circular shape that is no longer flexible once formed in a desired shape and location. - One side of the flexibly-wrapped
integrated circuit die 100 may be anactive side 111 while the other side may be aninactive side 110. The active side may include a majority of the electronic circuitry that includes circuit traces, and/or circuit elements (e.g., transistors, interconnects, capacitors, resistors, logic elements). Theinactive side 110 may include a lesser amount of the electronic circuitry. -
FIG. 2 illustrates an embodiment of the flexibly-wrappedintegrated circuit die 100 formed around horizontally oriented integrated circuit die(s) 200 (e.g., stack of integrated circuit dies, substrates, and/or electrical components). - The stack of integrated circuit die(s) 200 may be coupled together mechanically as well as electrically through solder balls and bonding wires 205. Vias may electrically connect the circuits of the different tiers of dies and/or substrates. If the bottom of the
package 115 comprises a substrate with a circuit, the horizontally oriented integrated circuit die(s) 200 may be coupled to that circuit with one or more bonding wires 205. - Circuitry on the
active side 111 of the flexibly-wrappedintegrated circuit die 100 may be coupled to the horizontally oriented integrated circuit die(s) 200 by one ormore bonding wires 203. The circuitry on theactive side 111 of the flexibly-wrapped integrated circuit die 100 may also be coupled to circuitry on the substrate and/orpackage 115 by one ormore bonding wires 121. -
FIG. 3 illustrates an embodiment of the flexibly-wrapped integrated circuit die 100 having anantenna 300. Theantenna 300 may be mounted on the inactive side 110 (e.g., outer side) of the flexibly-wrapped integrated circuit die 100. Theantenna 300 may be electrically coupled to circuitry on theactive side 111 by a via or jumper wire. Theantenna 300 may also be electrically coupled to the horizontally oriented integrated circuit die(s) 200 by abonding wire 310 coupled to a via. - The
antenna 300 may be configured to radiate a signal outwards thus leaving the horizontally oriented integrated circuit die(s) 200 undisturbed. This may be accomplished by forming a shield layer between theantenna 300 and theinactive side 110 of the flexibly-wrapped integrated circuit die 100. In an embodiment, theantenna 300 may be part of or combined with shielding 400 as illustrated inFIG. 4 . - The
antenna 300 may be a metal that has been formed on the flexibly-wrapped integrated circuit die 100 by an etching process or a metal deposition process. Theantenna 300 may also be an antenna element that is electrically and/or mechanically bonded to the surface of the flexibly-wrapped integrated circuit die 100. -
FIG. 4 illustrates an embodiment of the flexibly-wrapped integrated circuit die 100 having shielding 400, 401. The shielding 400, 401 may be a metal shielding and include shielding on both theinactive surface 110 of the flexibly-wrapped integrated circuit die 100 as well as covering the top 401 of the flexibly-wrapped integrated circuit die 100. - In an embodiment, only the
inactive surface 110 of the flexibly-wrapped integrated circuit die 100 includes shielding 400. In another embodiment, only the top 401 of the flexibly-wrapped integrated circuit die 100 includes the shielding 401. As discussed previously with reference toFIG. 3 , either the top shielding 401 or the side shielding 400 may include anantenna 300 formed into the shielding material. - In some embodiments, the flexibly-wrapped integrated circuit die 100 may be glued, soldered, or bonded in some manner to the
package 115, as illustrated previously.FIG. 5 illustrates an embodiment of the flexibly-wrapped integrated circuit die 100 that is attached to the substrate orpackage 115 using edge connections. - For example, a plurality of solder areas (e.g., solder balls) may be attached to a top surface of the substrate or
package 115 in a particular pattern. A lower edge of the flexibly-wrapped integrated circuit die 100 may have a plurality oflanding pads 501 in the same particular pattern such that each landing pad corresponds to a solder ball location. The flexibly-wrapped integrated circuit die 100 may then be lowered on or near the top surface of the substrate orpackage 115 with thecorresponding landing pads 501 matching up with thesolder balls 500. When the assembly is heated, thesolder balls 500 may melt and fuse to its associated landing pad when cooled, thus attaching the flexibly-wrapped integrated circuit die 100 to the substrate orpackage 115. -
FIG. 6 illustrates an embodiment of a method for connecting the flexibly-wrapped integrated circuit die 100 to the substrate orpackage 115 or another substrate. Atube 600 may be used to substantially encircle the flexibly-wrapped integrated circuit die 100 either temporarily during attachment of the flexibly-wrapped integrated circuit die 100 to thepackage 115 or permanently bonded to the substrate orpackage 115. Thetube 600 may be used during a wire bonding process to reduce cracks that may occur during the bonding process. - The
tube 600 may include a material that enables it to act as a heat sink. For example, if thetube 600 is either a metal material or is surfaced with a metal material, thetube 600 may be mechanically coupled to the flexibly-wrapped integrated circuit die 100 and radiate heat away from the flexibly-wrapped integrated circuit die 100. -
FIGS. 7A-7D illustrate embodiments of a method for creating a stackedstud connection 705 on a flexibly-wrapped integrated circuit die 100 and placing a bonding wire between thestacked stud 705 and a horizontally oriented integrated circuit die 710. The stackedstud connection 705 may reduce the complexity and increase the reliability of a wire bonding process since the wire bonding mechanisms may only have to move in a vertical direction. However, such an embodiment is for purposes of illustration only as another embodiment may bond wire to the flexibly-wrapped integrated circuit die 100 in a substantially horizontal direction as well. -
FIG. 7A illustrates an initial step with the flexibly-wrapped integrated circuit die 100 lying flat. The flexibly-wrapped integrated circuit die 100 comprises a plurality of solder pads 700-702. In an embodiment, the plurality of solder pads 700-702 are located on theactive side 111 of the flexibly-wrapped integrated circuit die 100. -
FIG. 7B illustrates astack 705 of a plurality of solder balls (e.g., solder bumps) that are formed on one of thesolder pads 701. In an embodiment, a metal cylinder or single solder cylinder may be used instead of the plurality of solder balls. -
FIG. 7C illustrates the flexibly-wrapped integrated circuit die 100 being in a substantially vertical orientation and placed near a substantially horizontal integrated circuit die 710. The substantially horizontal integrated circuit die 710 may comprise a plurality of 711, 712.solder pads -
FIG. 7D illustrates abonding wire 720 being attached to both thestack 705 and one of thesolder pads 711 on the substantially horizontal integrated circuit die 710. The bonding of thewire 720 may use a well-known process of heating the solder, placing thewire 720, and letting the solder cool. - The wire bonding process of
FIGS. 7A-7D is for purposes of illustration only. Other wire bonding processes may be used. -
FIG. 8 illustrates an embodiment of alignment pillars for aligning the flexibly-wrapped integrated circuit die 100 to the substrate orpackage 115 to which the flexibly-wrapped integrated circuit die 100 is coupled. The alignment pillars may comprise a plurality of pillars 800-803 located in corners of thepackage 115. Other embodiments may position more than four pillars 800-803 and/or in different locations than the corners of thepackage 115. - During the bonding process of the flexibly-wrapped integrated circuit die 100 to other substrates or the
package 115, the flexibly-wrapped integrated circuit die 100 may be positioned within the alignment pillars 800-803. The alignment pillars 800-803 may then hold the flexibly-wrapped integrated circuit die 100 in that position until it is permanently attached to thepackage 115. For example, referring toFIG. 5 , accurate alignment of the flexibly-wrapped integrated circuit die 100 may be desired due to the placement of thesolder balls 500 and thelanding pads 501. The pillars 800-803 may be removed after attachment of the flexibly-wrapped integrated circuit die 100 or left on thepackage 115 permanently. - If the alignment pillars 800-803 are left permanently, they may serve a purpose other than alignment. For example, the alignment pillars 800-803 may serve as heat sinks to remove heat from the flexibly-wrapped integrated circuit die 100, substrates, or the
package 115. The alignment pillars 800-803 may also be used as antennas, selective shielding, and/or to modify an airflow (e.g., cooling fan airflow) around the assembly. - The following examples pertain to further embodiments.
- Example 1 is an integrated circuit die device comprising a substrate and a flexible integrated circuit die coupled to the substrate in a substantially vertical orientation with reference to a surface of the substrate.
- In Example 2, the subject matter of Example 1 can optionally include wherein the curved integrated circuit die comprises a segmented substrate material comprising a plurality of linked segments.
- In Example 3, the subject matter of Examples 1-2 can optionally include wherein the curved integrated circuit die comprises an active side and an inactive side.
- In Example 4, the subject matter of Examples 1-3 can optionally include wherein the active side comprises additional electronic circuitry with reference to the inactive side.
- In Example 5, the subject matter of Examples 1-4 can optionally include bonding wires coupling electronic circuitry on the curved integrated circuit die to circuitry on the substrate.
- In Example 6, the subject matter of Examples 1-5 can optionally include at least one integrated circuit die coupled to the substrate in a substantially horizontal orientation with reference to the flexible integrated circuit die, wherein the curved integrated circuit die wraps around at least a portion of the periphery of the at least one integrated circuit die.
- In Example 7, the subject matter of Examples 1-6 can optionally include wherein electronic circuitry on the curved integrated circuit die is coupled to the at least one integrated circuit die with one or more bonding wires.
- In Example 8, the subject matter of Examples 1-7 can optionally include wherein the curved integrated circuit die is coupled to the substrate in a circular pattern around the periphery of the at least one integrated circuit die.
- In Example 9, the subject matter of Examples 1-8 can optionally include wherein ends of the curved integrated circuit die are coupled together.
- In Example 10, the subject matter of Examples 1-9 can optionally include a shield formed on an inactive side of the curved integrated circuit die.
- Example 11 is a flexibly-wrapped integrated circuit die device comprising: a substrate, an integrated circuit die coupled to the substrate, and a flexible integrated circuit die, the flexible integrated circuit die coupled to the substrate in a substantially vertical orientation with reference to a surface of the substrate wherein the flexible integrated circuit die substantially peripherally encircles the integrated circuit die.
- In Example 12, the subject matter of Example 11 can optionally include wherein the integrated circuit die coupled to the substrate comprises a plurality of stacked integrated circuit dies.
- In Example 13, the subject matter of Examples 11-12 can optionally include a tube coupled to the substrate and substantially encircling the flexible integrated circuit die.
- In Example 14, the subject matter of Examples 11-13 can optionally include wherein the flexible integrated circuit die further comprises a plurality of landing pads arranged around a lower edge of the flexible integrated circuit die in a particular pattern, each landing pad coupled to a corresponding one of a plurality of solder balls coupled to the substrate in the particular pattern.
- In Example 15, the subject matter of Examples 11-14 can optionally include wherein the substrate is part of a package that substantially encloses the flexibly-wrapped integrated circuit die device.
- In Example 16, the subject matter of Examples 11-15 can optionally include alignment pillars coupled to the substrate and configured to align the flexible integrated circuit die to the substrate.
- Example 17 is a method for mounting a flexibly-wrapped integrated circuit die to a substrate, the method comprising: providing a plurality of solder areas in a particular pattern on the substrate; aligning each of a plurality of landing pads, formed in the particular pattern on a lower edge of the flexibly-wrapped integrated circuit die, with an associated one of the plurality of solder areas; and causing each of the plurality of landing pads to fuse with its associated one of the plurality of solder areas.
- In Example 18, the subject matter of Example 17 can optionally include stacked studs on the flexibly-wrapped integrated circuit die; and attaching bonding wires from the stacked studs to the substrate.
- In Example 19, the subject matter of Examples 17-18 can optionally include wherein forming each of the stacked studs comprises stacking a plurality of solder balls on a solder pad of the flexibly-wrapped integrated circuit die.
- In Example 20, the subject matter of Examples 17-19 can optionally include wherein aligning each of the plurality of landing pads comprises using alignment pillars on the substrate to align the flexibly-wrapped integrated circuit die with the particular pattern of solder areas on the substrate.
- In Example 21, the subject matter of Examples 17-20 can optionally include wherein aligning each of the plurality of landing pads comprises forming the flexibly-wrapped integrated circuit die within a tube attached to the substrate.
- In Example 22, the subject matter of Examples 17-21 can optionally include coupling ends of the flexible integrated circuit die together with one or more bonding wires.
- Example 23 is a flexibly-wrapped integrated circuit die device comprising: a package having a substrate on a bottom surface; a flexible integrated circuit die, the flexible integrated circuit die coupled to the substrate in a substantially vertical orientation with reference to a surface of the substrate;
- and a shield coupled to the flexible integrated circuit die.
- In Example 24, the subject matter of Example 23 can optionally include wherein the package substantially surrounds the flexible integrated circuit die.
- In Example 25, the subject matter of Examples 23-24 can optionally include wherein the package comprises a heat sink capability.
- In Example 26, the subject matter of Examples 23-25 can optionally include wherein the package comprises a shielding capability.
- In Example 27, the subject matter of Examples 23-26 can optionally include wherein the shield comprises a shield wrapped around the flexible integrated circuit die on an inactive side of the flexible integrated circuit die.
- In Example 28, the subject matter of Examples 23-27 can optionally include a top shield coupled to a top edge of the shield wrapped around the flexible integrated circuit die.
- In Example 29, the subject matter of Examples 23-28 can optionally include alignment pillars coupled to the substrate, the alignment pillars comprising heat sink capabilities.
- In Example 30, the subject matter of Examples 23-29 can optionally include alignment pillars coupled to the substrate, the alignment pillars comprising an antenna on at least one of the pillars.
- In Example 31, the subject matter of Examples 23-30 can optionally include alignment pillars coupled to the substrate wherein the alignment pillars are configured to direct cooling air around the device.
- Example 32 is a flexibly-wrapped integrated circuit die device comprising: a package having a substrate on a bottom surface; first means for mounting coupled in a pattern on a top surface of the substrate; and a flexible integrated circuit die having second means for mounting located along a lower edge in the pattern such that each of the second means for mounting corresponds to one of the first means for mounting, the flexible integrated circuit die coupled to the substrate in a substantially vertical orientation with reference to the top surface of the substrate.
- In Example 33, the subject matter of Example 32 can optionally include 2 wherein the first means for mounting comprises a plurality of solder balls and the second means for mounting comprises a plurality of landing pads.
- In Example 34, the subject matter of Examples 32-33 can optionally include wherein the flexible integrated circuit die has a thickness in a range of 2-25 mm.
- In Example 35, the subject matter of Examples 32-34 can optionally include wherein the flexible integrated circuit die comprises an antenna.
Claims (10)
1. An integrated circuit die device comprising:
a substrate; and
a curved integrated circuit die coupled to the substrate in a substantially vertical orientation with reference to a surface of the substrate.
2. The integrated circuit die device of claim 1 wherein the curved integrated circuit die comprises a segmented substrate material comprising a plurality of linked segments.
3. The integrated circuit die device of claim 1 wherein the curved integrated circuit die comprises an active side and an inactive side.
4. The integrated circuit die device of claim 3 wherein the active side comprises additional electronic circuitry with reference to the inactive side.
5. The integrated circuit die device of claim 1 and further comprising bonding wires coupling electronic circuitry on the curved integrated circuit die to circuitry on the substrate.
6. The integrated circuit die device of claim 1 and further comprising at least one integrated circuit die coupled to the substrate in a substantially horizontal orientation with reference to the curved integrated circuit die, wherein the curved integrated circuit die wraps around at least a portion of the periphery of the at least one integrated circuit die.
7. The integrated circuit die device of claim 6 wherein electronic circuitry on the curved integrated circuit die is coupled to the at least one integrated circuit die with one or more bonding wires.
8. The integrated circuit die device of claim 6 wherein the curved integrated circuit die is coupled to the substrate in a circular pattern around the periphery of the at least one integrated circuit die.
9. The integrated circuit die device of claim 8 wherein ends of the curved integrated circuit die are coupled together.
10. The integrated circuit die device of claim 1 and further comprising a shield formed on an inactive side of the curved integrated circuit die.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/367,645 US20170084578A1 (en) | 2013-12-19 | 2016-12-02 | Flexibly-wrapped integrated circuit die |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US2013/076397 WO2015094259A1 (en) | 2013-12-19 | 2013-12-19 | Flexibly-wrapped integrated circuit die |
| US201414368434A | 2014-06-24 | 2014-06-24 | |
| US15/367,645 US20170084578A1 (en) | 2013-12-19 | 2016-12-02 | Flexibly-wrapped integrated circuit die |
Related Parent Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/368,434 Division US9515049B2 (en) | 2013-12-19 | 2013-12-19 | Flexibly-wrapped integrated circuit die |
| PCT/US2013/076397 Division WO2015094259A1 (en) | 2013-12-19 | 2013-12-19 | Flexibly-wrapped integrated circuit die |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US20170084578A1 true US20170084578A1 (en) | 2017-03-23 |
Family
ID=53275444
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/368,434 Expired - Fee Related US9515049B2 (en) | 2013-12-19 | 2013-12-19 | Flexibly-wrapped integrated circuit die |
| US15/367,645 Abandoned US20170084578A1 (en) | 2013-12-19 | 2016-12-02 | Flexibly-wrapped integrated circuit die |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/368,434 Expired - Fee Related US9515049B2 (en) | 2013-12-19 | 2013-12-19 | Flexibly-wrapped integrated circuit die |
Country Status (8)
| Country | Link |
|---|---|
| US (2) | US9515049B2 (en) |
| EP (1) | EP3084824A4 (en) |
| JP (1) | JP6167375B2 (en) |
| KR (1) | KR101833155B1 (en) |
| CN (1) | CN106030781B (en) |
| DE (1) | DE102014116930A1 (en) |
| RU (1) | RU2642170C2 (en) |
| WO (1) | WO2015094259A1 (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| RU2642170C2 (en) | 2013-12-19 | 2018-01-24 | Интел Корпорейшн | Flexibly wrapped crystal of integrated circuit |
| WO2016048347A1 (en) | 2014-09-26 | 2016-03-31 | Intel Corporation | Flexible packaging architecture |
| GB2566029B (en) | 2017-08-30 | 2022-11-02 | Pragmatic Printing Ltd | Methods and apparatus for manufacturing a plurality of electronic circuits |
| WO2020092683A1 (en) * | 2018-10-31 | 2020-05-07 | Avery Dennison Retail Information Services, Llc | Wafer-scale integration with wafers that can be folded into three-dimensional packages |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5228067U (en) * | 1975-08-20 | 1977-02-26 | ||
| US4810917A (en) * | 1985-05-28 | 1989-03-07 | Autotech Corporation | Digital resolver/encoder assembly |
| JP2001118982A (en) * | 1999-10-19 | 2001-04-27 | Fujitsu Ltd | Semiconductor device and method of manufacturing semiconductor integrated device |
| US6417027B1 (en) * | 1999-06-10 | 2002-07-09 | Micron Technology, Inc. | High density stackable and flexible substrate-based devices and systems and methods of fabricating |
| US7972650B1 (en) * | 2005-07-13 | 2011-07-05 | Nscrypt, Inc. | Method for manufacturing 3D circuits from bare die or packaged IC chips by microdispensed interconnections |
| US20140035787A1 (en) * | 2012-06-08 | 2014-02-06 | Wfs Technologies Limited | Antenna System |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL6714336A (en) | 1967-10-21 | 1969-04-23 | ||
| US3755891A (en) * | 1971-06-03 | 1973-09-04 | S Hawkins | Three dimensional circuit modules for thick-film circuits and the like and methods for making same |
| JPS60109358U (en) * | 1983-12-28 | 1985-07-25 | アルプス電気株式会社 | Block board connection structure |
| JPH0770681B2 (en) * | 1990-03-29 | 1995-07-31 | 三洋電機株式会社 | Hybrid integrated circuit device |
| JP2894071B2 (en) * | 1992-03-09 | 1999-05-24 | 株式会社日立製作所 | Semiconductor device |
| JPH08102586A (en) * | 1994-09-30 | 1996-04-16 | Sanyo Electric Co Ltd | Hybrid integrated circuit device |
| JPH08321580A (en) * | 1995-05-25 | 1996-12-03 | Rohm Co Ltd | Structure and manufacture fo hybrid integrated circuit device |
| SE9900164D0 (en) * | 1999-01-20 | 1999-01-20 | Piezomotors Uppsala Ab | Flexible microsystem and building techniques |
| JP4604307B2 (en) | 2000-01-27 | 2011-01-05 | ソニー株式会社 | Imaging apparatus, method for manufacturing the same, and camera system |
| JP3580749B2 (en) | 2000-02-18 | 2004-10-27 | シャープ株式会社 | Mounting method of granular semiconductor device |
| JP3265301B2 (en) * | 2000-06-05 | 2002-03-11 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
| JP4439090B2 (en) * | 2000-07-26 | 2010-03-24 | 日本テキサス・インスツルメンツ株式会社 | Semiconductor device and manufacturing method thereof |
| JP3822040B2 (en) * | 2000-08-31 | 2006-09-13 | 株式会社ルネサステクノロジ | Electronic device and manufacturing method thereof |
| JP2003347355A (en) * | 2002-05-28 | 2003-12-05 | Matsushita Electric Works Ltd | Semiconductor chip mounting structure |
| CN100401486C (en) * | 2002-08-09 | 2008-07-09 | 富士通株式会社 | Semiconductor device and method for manufacturing the same |
| US7439158B2 (en) | 2003-07-21 | 2008-10-21 | Micron Technology, Inc. | Strained semiconductor by full wafer bonding |
| JP2005183498A (en) * | 2003-12-17 | 2005-07-07 | Fuji Electric Device Technology Co Ltd | MOS type semiconductor device and method of manufacturing the semiconductor device |
| KR100655218B1 (en) * | 2005-07-01 | 2006-12-08 | 삼성전자주식회사 | 3D semiconductor module with a polygonal ground block |
| KR101486984B1 (en) * | 2008-10-30 | 2015-01-30 | 삼성전자주식회사 | Resistance changeable memory device and method of forming thereof |
| KR20100058909A (en) * | 2008-11-25 | 2010-06-04 | 삼성전자주식회사 | Method of forming resistance changable memory device |
| GB0915473D0 (en) | 2009-09-07 | 2009-10-07 | St Microelectronics Res & Dev | Improvements in or relating to CMOS sensors |
| KR101912928B1 (en) | 2011-05-06 | 2018-10-29 | 이리듐 메디칼 테크놀로지 컴퍼니 리미티드 | A non-planar integrated circuit device |
| RU2642170C2 (en) | 2013-12-19 | 2018-01-24 | Интел Корпорейшн | Flexibly wrapped crystal of integrated circuit |
-
2013
- 2013-12-19 RU RU2016119458A patent/RU2642170C2/en not_active IP Right Cessation
- 2013-12-19 US US14/368,434 patent/US9515049B2/en not_active Expired - Fee Related
- 2013-12-19 CN CN201380081060.4A patent/CN106030781B/en active Active
- 2013-12-19 WO PCT/US2013/076397 patent/WO2015094259A1/en not_active Ceased
- 2013-12-19 EP EP13899411.6A patent/EP3084824A4/en not_active Ceased
- 2013-12-19 KR KR1020167013079A patent/KR101833155B1/en active Active
- 2013-12-19 JP JP2016531017A patent/JP6167375B2/en active Active
-
2014
- 2014-11-19 DE DE102014116930.1A patent/DE102014116930A1/en not_active Ceased
-
2016
- 2016-12-02 US US15/367,645 patent/US20170084578A1/en not_active Abandoned
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5228067U (en) * | 1975-08-20 | 1977-02-26 | ||
| US4810917A (en) * | 1985-05-28 | 1989-03-07 | Autotech Corporation | Digital resolver/encoder assembly |
| US6417027B1 (en) * | 1999-06-10 | 2002-07-09 | Micron Technology, Inc. | High density stackable and flexible substrate-based devices and systems and methods of fabricating |
| JP2001118982A (en) * | 1999-10-19 | 2001-04-27 | Fujitsu Ltd | Semiconductor device and method of manufacturing semiconductor integrated device |
| US7972650B1 (en) * | 2005-07-13 | 2011-07-05 | Nscrypt, Inc. | Method for manufacturing 3D circuits from bare die or packaged IC chips by microdispensed interconnections |
| US20140035787A1 (en) * | 2012-06-08 | 2014-02-06 | Wfs Technologies Limited | Antenna System |
Non-Patent Citations (1)
| Title |
|---|
| translation of JP 2001-118982 A * |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3084824A4 (en) | 2017-08-16 |
| JP6167375B2 (en) | 2017-07-26 |
| RU2016119458A (en) | 2017-11-23 |
| KR20160074586A (en) | 2016-06-28 |
| CN106030781A (en) | 2016-10-12 |
| DE102014116930A1 (en) | 2015-06-25 |
| US9515049B2 (en) | 2016-12-06 |
| EP3084824A1 (en) | 2016-10-26 |
| CN106030781B (en) | 2019-06-14 |
| RU2642170C2 (en) | 2018-01-24 |
| US20150214188A1 (en) | 2015-07-30 |
| JP2016537814A (en) | 2016-12-01 |
| WO2015094259A1 (en) | 2015-06-25 |
| KR101833155B1 (en) | 2018-02-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20210366871A1 (en) | Semiconductor device and manufacturing method thereof | |
| US20210111138A1 (en) | Semiconductor device with thin redistribution layers | |
| US9570405B2 (en) | Semiconductor device and method for manufacturing same | |
| US8076787B2 (en) | Semiconductor device, manufacturing method thereof, and manufacturing method of semiconductor module | |
| US8575763B2 (en) | Semiconductor device and method of manufacturing the same | |
| US20130049191A1 (en) | Semiconductor device and method of manufacturing the same | |
| US10537018B2 (en) | Semiconductor device | |
| US20170084578A1 (en) | Flexibly-wrapped integrated circuit die | |
| US8318548B2 (en) | Method for manufacturing semiconductor device | |
| JP2012230981A (en) | Semiconductor device and manufacturing method of the same | |
| JP5968713B2 (en) | Semiconductor device | |
| US7612435B2 (en) | Method of packaging integrated circuits | |
| US20150187676A1 (en) | Electronic component module | |
| US20170263581A1 (en) | Electronic device, part mounting board, and electronic apparatus | |
| US8878070B2 (en) | Wiring board and method of manufacturing a semiconductor device | |
| TW201604965A (en) | Semiconductor component and high frequency amplifier module | |
| JP2012099693A (en) | Method for manufacturing semiconductor device | |
| JP2013157433A (en) | Semiconductor device | |
| US20150333041A1 (en) | Semiconductor device and manufacturing method therefor | |
| TW200845334A (en) | Chip stacked package structure and applications thereof | |
| JPWO2011036840A1 (en) | Semiconductor device, semiconductor package, and method for manufacturing semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |