[go: up one dir, main page]

US20010000924A1 - Molded plastic package with heat sink and enhanced electrical performance - Google Patents

Molded plastic package with heat sink and enhanced electrical performance Download PDF

Info

Publication number
US20010000924A1
US20010000924A1 US09/737,993 US73799300A US2001000924A1 US 20010000924 A1 US20010000924 A1 US 20010000924A1 US 73799300 A US73799300 A US 73799300A US 2001000924 A1 US2001000924 A1 US 2001000924A1
Authority
US
United States
Prior art keywords
heat sink
package
ring
lead frame
plastic molded
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/737,993
Inventor
Marcos Karnezos
S. C. Chang
Edward Combs
John Fahey
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/737,993 priority Critical patent/US20010000924A1/en
Publication of US20010000924A1 publication Critical patent/US20010000924A1/en
Priority to US10/269,332 priority patent/US6724071B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H10W40/778
    • H10W70/421
    • H10W72/07554
    • H10W72/5366
    • H10W72/547
    • H10W72/884
    • H10W74/00
    • H10W90/736
    • H10W90/756

Definitions

  • the present invention relates to the design of a semiconductor package; and, in particular, the present invention relates to a semiconductor package designed for high electrical and thermal dissipation performances.
  • Semiconductor devices are becoming larger, integrating a larger number of circuits, and operating at increasingly higher clock frequencies. As a result, semiconductor devices are requiring, without compromising reliability, packages of increasingly higher lead count, and higher electrical and thermal performances.
  • FIG. 1 shows a thermally enhanced package comprising a semiconductor die 105 attached by a layer of thermally conductive epoxy to a metallic heat sink 101 .
  • the input and output terminals of semiconductor die 105 are electrically coupled to connection terminals (“leads”) of a lead frame 103 by wire bonds 104 , which connect the bonding pads of semiconductor die 105 to individual leads in lead frame 103 .
  • Lead frame 103 attaches to heat sink 101 by a layer of dielectric adhesive 107 .
  • the thermally enhanced package is encapsulated in a plastic molding 102 .
  • high thermal dissipation is achieved by attaching semiconductor die 105 directly onto the lower surface of heat sink 101 using a thermally conductive epoxy layer 106 .
  • heat sink 101 is often made of aluminum.
  • TCE thermal expansion coefficients
  • semiconductor die 105 Such strain causes die-cracking and thus a package failure.
  • semiconductor die sizes are kept well below 10 ⁇ 10 mm to minimize the induced stress.
  • a heat sink material with lower TCE can be chosen to minimize the large mismatch in the heat sink's and the semiconductor die's coefficients of thermal expansion.
  • TCE mismatch in TCEs exists between heat sink 101 and the plastic molding 102 .
  • a plastic molding compound has a TCE of about 17 ppm/° C.
  • plastic molding 102 shrinks significantly after the molding operation and during post-mold curing, which is typically carried out at or about 175° C.
  • the shrinking molding causes significant stress at the metal-to-molding interface, which can lead to delamination. Delamination is very undesirable and usually causes long-term reliability failures. Delamination can be minimized by including on the heat sink “locking” features, which strengthen mold adhesion, and by choosing a heat sink material with a TCE closer to that of the molding compound.
  • a plastic molded package comprising (i) a heat sink having an upper surface and a lower surface, (ii) a ceramic or dielectric ring attached by an adhesive film to the lower surface of the heat sink; (iii) a semiconductor die attached using a thermally conductive epoxy adhesive to the lower surface of the heat sink through an aperture in the dielectric ring; (iv) a lead frame, which is attached to a surface of the dielectric ring, having a number of leads extending outside of the plastic molded package; and (v) a plastic molding enclosing the ceramic ring, the lead frame, except at the exposed portion of the leads and the semiconductor die.
  • the heat sink comprises a base portion enclosed in the encapsulation and a raised portion protruding above the base portion having a surface exposed to the ambient.
  • the exposed surface of the raised portion is free of corners (e.g. in the shape of a circle).
  • the base portion of the heat sink includes a number of conical protrusions enclosed in the molding, and a number of through holes filled by the molding.
  • the exposed portion of the raised surface of the heat sink is coated with nickel to provide a good conductive surface for attaching an external heat sink.
  • Suitable materials for the heat sink includes oxygen free high conductivity copper, copper/molybdenum/copper laminate, copper/tungsten/copper laminate and beryllium composites.
  • the lead frame of the plastic molded package further comprises an interposer ring downset and attached to the heat sink.
  • the interposer ring comprises either a single loop (360°), or a number of electrically isolated sections for independent connections to power and ground terminals. Such electrically isolated sections of the interposer ring can be supported in the encapsulation by tie bars of the lead frame.
  • an electrical short to the heat sink allows the heat sink to be used as a ground plane for the semiconductor die. That electrical short can be accomplished by a drop of electrically conductive adhesive.
  • the leads of the lead frame allow the internal power and ground planes in the interposer ring to be connected to power and ground supplies outside of the plastic molded package.
  • the dielectric ring comprises a material selected from the group consisting ceramic materials, epoxy materials including Ablefilm 564AKHM, and a dielectric sheet material sold under the trade name of Neoflex.
  • a ceramic dielectric ring provides higher thermal conductivity than the other materials.
  • the heat from the semiconductor die can be conducted through the wire bonds to the heat sink, rather than through the leads to the ambient, which is a path of much higher thermal impedance. Consequently, the package of the present invention provides higher performance in power dissipation.
  • an 8-watt thermal performance is achieved by adding the combination of the ceramic dielectric ring and an integral heat sink made out of oxygen-free high-conductivity copper (OFHC). Since copper's TCE is 17 ppm/° C., which is significantly less than aluminum's TCE, the package of the present invention can attach a larger die than the prior art (e.g. up to 14 ⁇ 14 mm) without the risk of a die-cracking failure. Furthermore, in the present invention, the combined effects of the unique locking features on the integral heat sink, and the close matching of TCEs between copper and the molding compound, eliminate delamination and cracking failures modes observed in aluminum heat sinks of the prior art.
  • OFHC oxygen-free high-conductivity copper
  • Controlled impedance is achieved by connecting the heat sink to electrical ground and using the heat sink as an electrical ground plane.
  • a ceramic ring of an appropriate thickness as a dielectric layer between the heat sink and the lead frame an impedance in the range of 40-60 ohms is achieved.
  • Such controlled impedance provides high frequency performance in the range of 100 MHz.
  • the power and ground rings in a package of the present invention are provided separately to allow low impedance connections between the semiconductor die and the leads. Such low impedance connections are achieved by retaining only a peripheral part of a conventional die attach pad either as an entire ring or divided into two or more sections. In one embodiment, the entire ground ring is electrically shorted to the heat sink. Alternatively, in a second configuration, the two or more sections of the retained peripheral part of the die attach pad are each shorted to either a ground plane (e.g. the heat sink) or one or more power terminals.
  • a ground plane e.g. the heat sink
  • Such a configuration has lower inductance than the prior art leads because the wire bonds to the rings are shorter, and because the rings have a larger width than the leads.
  • the available lead count for signal transmission is significantly increased. The higher lead count allows higher performance and achieves a cost which compares favorably with a conventional package of comparable performance.
  • FIG. 1 is a cross sectional view of thermally enhanced package 100 of the prior art.
  • FIG. 2 is a cross sectional view of a package 200 , in accordance with the present invention.
  • FIG. 3 a is a top view of heat sink 201 of FIG. 2.
  • FIG. 3 b is a cross sectional view of heat sink along the dotted labelled A-A′ in FIG. 3 a.
  • FIG. 4 is a bottom view of package 200 with plastic 204 molding removed to show lead frame 205 .
  • FIG. 5 is a schematic view of the lower side of the lead frame with the interposer ring sections.
  • FIG. 6 is a top view of ceramic ring 206 .
  • the present invention relates to a package for encasing a semiconductor device. Such a package facilitates electrical connections between a semiconductor device and an external printed circuit board (PCB).
  • PCB printed circuit board
  • the package of the present invention provides higher thermal dissipation and higher electrical performance than conventional plastic molded packages.
  • the package of the present invention uses materials and design features that significantly improve the performance of the package without compromising reliability.
  • FIG. 2 is a cross sectional view of a package 200 , in accordance with the present invention.
  • a semiconductor die 211 is attached by a film of thermally conductive epoxy 210 to a thick copper heat sink 201 .
  • An annular ceramic ring 206 is attached by dielectric adhesive 213 onto heat sink 201 on one surface of ceramic ring 206 and onto a lead frame 205 on an opposite surface of ceramic ring 206 .
  • Package 200 forms a transmission line for each lead in lead frame 205 , with heat sink 201 acting as a ground plane.
  • lead frame 205 includes an interposer ring 208 which surrounds semiconductor die 211 inside the window 212 of ceramic ring 206 .
  • interposer ring 208 is severed into four sections 208 a - 208 d to allow independent connections to the power and ground terminals.
  • lead frame 205 is a copper lead frame having leads which are each 6 mils wide and 5 mils thick. Lead frame 205 can also be constructed from other conductive materials, e.g. alloy 42 . Ceramic ring 206 is 10 mils thick, and the dielectric layers attaching heat sink 201 and lead frame 205 to the surfaces of ceramic ring 206 are each about 1 mil thick. Dielectric ring can be constructed from a ceramic material, an epoxy such as Ablefilm 564AKHM, or a dielectric sheet material sold under the trade name of Neoflex. Under this configuration, each lead can be considered a 40-60 ohm transmission line capable of applications requiring a clock frequency of up to 100 MHz.
  • Heat sink 201 is made out of oxygen-free high-conductivity (OFHC) copper.
  • Other suitable materials for heat sink 201 include copper/molybdenum/copper laminate, copper/tungsten/copper laminate and beryllium composites.
  • the back surface of semiconductor die 211 is attached to heat sink 201 via thermally conductive epoxy 210 .
  • thermal coefficient of expansion (TCE) of copper is significantly higher than the TCE of silicon, the flexible nature of epoxy 211 provides the compliance necessary to prevent die cracking from differential thermal expansion for semiconductor dies up to an area about 14 ⁇ 14 mm.
  • TCE thermal coefficient of expansion
  • heat sink 201 provides high power dissipation.
  • the TCE of heat sink 201 is well matched to the TCEs of most molding compound materials, which are typically in the range of 16-17 ppm/° C.
  • the well-matched TCEs at the heat sink-molding interface minimize stress, thereby causing no delamination even during thermal cycling or thermal shock tests.
  • the top surface of heat sink 201 which is exposed to the ambient, is plated with a film 202 of nickel to provide a clean surface (i.e. free of copper oxides) for attaching an external heat sink, if needed.
  • adhesion of heat sink 201 to molding 204 is enhanced by a thin layer of copper oxide at the interface between heat sink 201 and plastic molding 204 .
  • the copper oxide at the heat sink-molding interface which is formed by annealing copper at 300° C. for one hour, has good adhesion to molding compounds.
  • FIG. 3 a is a top view (i.e. viewed above the surface coated by nickel film 202 ) of heat sink 201 .
  • heat sink 201 has a number of mold-locking features to maximize the adhesion of heat sink 201 to plastic molding 204 .
  • heat sink 201 which, as shown, is suitable for use with a 208 -lead package.
  • heat sink 201 is a 1 inch by 1 inch square (i.e. measures 1 inch at side 216 of FIG. 3 a ) with a central raised portion 220 which provides a 0.8 inch diameter circular surface. This circular surface is the surface plated with nickel film 202 .
  • FIG. 3 b A cross sectional view along the dotted line A-A′ through central raised portion 220 is shown in FIG. 3 b .
  • central raised portion 220 rises a distance a, which is 0.060 inch in this embodiment, above a base 221 of heat sink 201 .
  • Base 221 of heat sink 201 has a thickness b, which is 0.03 inch in this embodiment.
  • the circular contour of central raised portion 220 is free of corners to avoid creating stress concentration points.
  • a mold-locking feature is provided by a number of raised conical protrusions (collectively labelled by reference numeral 203 in FIG. 3 a ) around the central raised portion 220 .
  • a through hole is provided in each corner of base 221 . These through holes are collectively labelled by reference numeral 214 in FIG. 3 a .
  • Raised conical protrusions 203 and through holes 204 provide additional surface areas for locking plastic molding 204 onto heat sink 201 .
  • Heat sink 201 's mold-locking features have resulted in excellent adhesion of the plastic molding 204 to heat sink 201 , allowing package 200 to pass all the conventional tests including the thermal cycling, thermal shock, pressure pot, ink penetration and high humidity tests.
  • FIG. 4 is a bottom view of package 200 with plastic molding 204 removed so as to clearly show lead frame 205 and interposer ring 208 .
  • FIG. 4 shows the interposer ring sections 208 a - 208 d downset and attached to the heat sink 201 with dielectric adhesive 213 .
  • Interposer ring sections 208 a - 208 d are further supported by tie bars 241 a - 241 d , which are imbedded in plastic molding 204 .
  • Lead frame 205 is severed to provide electrically isolated leads 250 .
  • Each of interposer ring sections 208 a - 208 d is wire bonded to one of leads 250 .
  • interposer ring sections 241 b and 241 d which are dedicated for connections to a ground terminal, are electrically shorted to heat sink 201 via electrically conductive epoxy 240 .
  • spot welding or other suitable mechanism can be used to electrically short interposer ring sections 208 b and 208 d to heat sink 201 .
  • Interposer ring 208 is designed to surround semiconductor die 211 in close proximity without being in contact with semiconductor die 211 . Consequently, very short wire bonds to both semiconductor die 211 and leads 250 are possible. Such wire bonds have low inductance which, in turn, reduces the parasitic impedances of package 200 , thereby enhancing package 200 's electrical performance.
  • Interposer ring 208 provides an additional advantage in that each interposer ring section can be assigned for power or ground connection to any of leads 250 within the interposer ring section's proximity. As mentioned above, power and ground connections usually take about 25% of the total lead count in a conventional package. However, because the interposer ring sections are internal to package 200 and are accessed readily for connections, the number of leads on lead frame 205 required for power and ground connections is reduced, thereby effectively increasing the available lead count of package 200 .
  • FIG. 5 shows the lower side of lead frame 205 .
  • lead frame 205 retains only the peripheral section of the conventional die attach pad to form interposer ring 208 .
  • interposer ring 208 is divided into at two or more electrically isolated sections, these sections can be shorted at the designer's choice either to the heat sink as a ground connection, or to the power terminals.
  • FIG. 6 shows a top view of ceramic ring 206 , showing the ceramic window 212 in which semiconductor die 211 and interposer ring sections 208 a - 208 d are placed.

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

A molded plastic package for semiconductor devices incorporating a heat sink, controlled impedance leads and separate power and ground rings is described. The lead frame of the package, separated by a dielectric layer, is attached to a metal heat sink. It has more than one ring for power and ground connections. The die itself is attached directly onto the heat sink through a window on the dielectric and provides high power dissipation. The package is molded using conventional materials and equipment.

Description

    BACKGROUND OF THE INVENTION
  • 1. 1. Field of the Invention
  • 2. The present invention relates to the design of a semiconductor package; and, in particular, the present invention relates to a semiconductor package designed for high electrical and thermal dissipation performances.
  • 3. 2. Discussion of the Related Art
  • 4. Semiconductor devices are becoming larger, integrating a larger number of circuits, and operating at increasingly higher clock frequencies. As a result, semiconductor devices are requiring, without compromising reliability, packages of increasingly higher lead count, and higher electrical and thermal performances.
  • 5. In the prior art, conventional plastic molded packages can dissipate up to 2 watts of power. With some improvements in the lead frame, and by adding a heat spreader or heat sink, a plastic molded package can dissipate up to 4 watts. A further improvement in power dissipation can be achieved by attaching the semiconductor device, also called the semiconductor “die”, onto an integral heat sink. Such a heat sink typically has a surface exposed to the ambient to conduct heat away from the package. An example of such a package, also called a “thermally enhanced” package, is shown in FIG. 1.
  • 6.FIG. 1 shows a thermally enhanced package comprising a semiconductor die 105 attached by a layer of thermally conductive epoxy to a metallic heat sink 101. The input and output terminals of semiconductor die 105 are electrically coupled to connection terminals (“leads”) of a lead frame 103 by wire bonds 104, which connect the bonding pads of semiconductor die 105 to individual leads in lead frame 103. Lead frame 103 attaches to heat sink 101 by a layer of dielectric adhesive 107. The thermally enhanced package is encapsulated in a plastic molding 102. In package 100, high thermal dissipation is achieved by attaching semiconductor die 105 directly onto the lower surface of heat sink 101 using a thermally conductive epoxy layer 106.
  • 7. Although plastic molded packages are typically of high reliability, the incorporation of a heat sink in a thermally enhance plastic molded package, such as package 100 of FIG. 1, leads to failures which are directly related to the design and the material used in the heat sink. For example, heat sink 101 is often made of aluminum. The large difference between the thermal expansion coefficients (TCE) of the silicon die, at 3 ppm/° C., and of aluminum, at 25 ppm/° C. induces significant strain on semiconductor die 105. Such strain causes die-cracking and thus a package failure. For this reason, in the prior art, semiconductor die sizes are kept well below 10×10 mm to minimize the induced stress. Alternatively, a heat sink material with lower TCE can be chosen to minimize the large mismatch in the heat sink's and the semiconductor die's coefficients of thermal expansion.
  • 8. A similar mismatch in TCEs exists between heat sink 101 and the plastic molding 102. Typically, a plastic molding compound has a TCE of about 17 ppm/° C. The thermal cycle package 100 experiences during assembly and normal operations induces high stress at the metal-to-molding interface (i.e. between heat sink 101 and plastic molding 102) which can lead to delamination, cracking of the molding, and die failures. For this reason, a close matching of the TCEs of heat sink 101 to plastic molding 102 is very desirable.
  • 9. During the assembly of package 100, plastic molding 102 shrinks significantly after the molding operation and during post-mold curing, which is typically carried out at or about 175° C. The shrinking molding causes significant stress at the metal-to-molding interface, which can lead to delamination. Delamination is very undesirable and usually causes long-term reliability failures. Delamination can be minimized by including on the heat sink “locking” features, which strengthen mold adhesion, and by choosing a heat sink material with a TCE closer to that of the molding compound.
  • 10. In the prior art, frequency performance is limited by the electrical parasitic impedances of the lead frame to 50 MHz or less. The lead frame usually consists of a single metal layer without the ability to provide controlled impedance connections. U.S. Pat. No. 4,891,687, entitled “Multilayer Molded Plastic IC Package”, to Mallik et al, filed on January 27, and issued on Jan. 2, 1990, discloses a package achieving a high electrical performance. However, the package disclosed in U.S. Pat. No. 4,891,687 requires two lead frames, and hence, such package is significantly more costly than a conventional plastic molded package.
  • 11. Furthermore, the prior art's use of long wire bonds between the semiconductor die and the lead frame increases the impedances of ground connections. A high impedance to a ground connection results in “ground bounce” and other electrical noises which further restrict the overall electrical performance of the conventional plastic molded package. In logic semiconductor devices, which usually require high lead counts, about 25% of the leads in each package are used for power and ground connections. The large number of leads devoted to power and ground connections significantly reduces the number of pins available for signal connections, which usually determine the level of available performance.
  • SUMMARY OF THE INVENTION
  • 12. In accordance with the present invention, a plastic molded package is provided comprising (i) a heat sink having an upper surface and a lower surface, (ii) a ceramic or dielectric ring attached by an adhesive film to the lower surface of the heat sink; (iii) a semiconductor die attached using a thermally conductive epoxy adhesive to the lower surface of the heat sink through an aperture in the dielectric ring; (iv) a lead frame, which is attached to a surface of the dielectric ring, having a number of leads extending outside of the plastic molded package; and (v) a plastic molding enclosing the ceramic ring, the lead frame, except at the exposed portion of the leads and the semiconductor die.
  • 13. In accordance with one aspect of the invention, the heat sink comprises a base portion enclosed in the encapsulation and a raised portion protruding above the base portion having a surface exposed to the ambient. In one embodiment, the exposed surface of the raised portion is free of corners (e.g. in the shape of a circle). The base portion of the heat sink includes a number of conical protrusions enclosed in the molding, and a number of through holes filled by the molding. The exposed portion of the raised surface of the heat sink is coated with nickel to provide a good conductive surface for attaching an external heat sink. Suitable materials for the heat sink includes oxygen free high conductivity copper, copper/molybdenum/copper laminate, copper/tungsten/copper laminate and beryllium composites.
  • 14. In accordance with another aspect of the present invention, the lead frame of the plastic molded package further comprises an interposer ring downset and attached to the heat sink. The interposer ring comprises either a single loop (360°), or a number of electrically isolated sections for independent connections to power and ground terminals. Such electrically isolated sections of the interposer ring can be supported in the encapsulation by tie bars of the lead frame. For an electrically isolated section of the interposer ring, an electrical short to the heat sink allows the heat sink to be used as a ground plane for the semiconductor die. That electrical short can be accomplished by a drop of electrically conductive adhesive. The leads of the lead frame allow the internal power and ground planes in the interposer ring to be connected to power and ground supplies outside of the plastic molded package.
  • 15. In accordance with another aspect of the present invention, the dielectric ring comprises a material selected from the group consisting ceramic materials, epoxy materials including Ablefilm 564AKHM, and a dielectric sheet material sold under the trade name of Neoflex. A ceramic dielectric ring provides higher thermal conductivity than the other materials. Thus, the heat from the semiconductor die can be conducted through the wire bonds to the heat sink, rather than through the leads to the ambient, which is a path of much higher thermal impedance. Consequently, the package of the present invention provides higher performance in power dissipation.
  • 16. In a package of present invention, an 8-watt thermal performance is achieved by adding the combination of the ceramic dielectric ring and an integral heat sink made out of oxygen-free high-conductivity copper (OFHC). Since copper's TCE is 17 ppm/° C., which is significantly less than aluminum's TCE, the package of the present invention can attach a larger die than the prior art (e.g. up to 14×14 mm) without the risk of a die-cracking failure. Furthermore, in the present invention, the combined effects of the unique locking features on the integral heat sink, and the close matching of TCEs between copper and the molding compound, eliminate delamination and cracking failures modes observed in aluminum heat sinks of the prior art.
  • 17. Further, by providing controlled impedance traces and separate power and ground rings on the lead frame, electrical performance in the packages of the present invention is significantly enhanced over the prior art. Controlled impedance is achieved by connecting the heat sink to electrical ground and using the heat sink as an electrical ground plane. By attaching a ceramic ring of an appropriate thickness as a dielectric layer between the heat sink and the lead frame, an impedance in the range of 40-60 ohms is achieved. Such controlled impedance provides high frequency performance in the range of 100 MHz.
  • 18. The power and ground rings in a package of the present invention are provided separately to allow low impedance connections between the semiconductor die and the leads. Such low impedance connections are achieved by retaining only a peripheral part of a conventional die attach pad either as an entire ring or divided into two or more sections. In one embodiment, the entire ground ring is electrically shorted to the heat sink. Alternatively, in a second configuration, the two or more sections of the retained peripheral part of the die attach pad are each shorted to either a ground plane (e.g. the heat sink) or one or more power terminals. Such a configuration has lower inductance than the prior art leads because the wire bonds to the rings are shorter, and because the rings have a larger width than the leads. Furthermore, since most of the power and the ground connections are internal to the package, the available lead count for signal transmission is significantly increased. The higher lead count allows higher performance and achieves a cost which compares favorably with a conventional package of comparable performance.
  • 19. The present invention is better understood upon consideration of the detailed description below and the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • 20.FIG. 1 is a cross sectional view of thermally enhanced package 100 of the prior art.
  • 21.FIG. 2 is a cross sectional view of a package 200, in accordance with the present invention.
  • 22.FIG. 3a is a top view of heat sink 201 of FIG. 2.
  • 23.FIG. 3b is a cross sectional view of heat sink along the dotted labelled A-A′ in FIG. 3a.
  • 24.FIG. 4 is a bottom view of package 200 with plastic 204 molding removed to show lead frame 205.
  • 25.FIG. 5 is a schematic view of the lower side of the lead frame with the interposer ring sections.
  • 26.FIG. 6 is a top view of ceramic ring 206.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • 27. The present invention relates to a package for encasing a semiconductor device. Such a package facilitates electrical connections between a semiconductor device and an external printed circuit board (PCB). The package of the present invention provides higher thermal dissipation and higher electrical performance than conventional plastic molded packages. The package of the present invention uses materials and design features that significantly improve the performance of the package without compromising reliability.
  • 28.FIG. 2 is a cross sectional view of a package 200, in accordance with the present invention. As shown in FIG. 2, a semiconductor die 211 is attached by a film of thermally conductive epoxy 210 to a thick copper heat sink 201. An annular ceramic ring 206 is attached by dielectric adhesive 213 onto heat sink 201 on one surface of ceramic ring 206 and onto a lead frame 205 on an opposite surface of ceramic ring 206. Package 200 forms a transmission line for each lead in lead frame 205, with heat sink 201 acting as a ground plane. In addition, lead frame 205 includes an interposer ring 208 which surrounds semiconductor die 211 inside the window 212 of ceramic ring 206. In this embodiment, interposer ring 208 is severed into four sections 208 a-208 d to allow independent connections to the power and ground terminals.
  • 29. In this embodiment, lead frame 205 is a copper lead frame having leads which are each 6 mils wide and 5 mils thick. Lead frame 205 can also be constructed from other conductive materials, e.g. alloy 42. Ceramic ring 206 is 10 mils thick, and the dielectric layers attaching heat sink 201 and lead frame 205 to the surfaces of ceramic ring 206 are each about 1 mil thick. Dielectric ring can be constructed from a ceramic material, an epoxy such as Ablefilm 564AKHM, or a dielectric sheet material sold under the trade name of Neoflex. Under this configuration, each lead can be considered a 40-60 ohm transmission line capable of applications requiring a clock frequency of up to 100 MHz.
  • 30. Heat sink 201 is made out of oxygen-free high-conductivity (OFHC) copper. Other suitable materials for heat sink 201 include copper/molybdenum/copper laminate, copper/tungsten/copper laminate and beryllium composites. The back surface of semiconductor die 211 is attached to heat sink 201 via thermally conductive epoxy 210. Although the thermal coefficient of expansion (TCE) of copper is significantly higher than the TCE of silicon, the flexible nature of epoxy 211 provides the compliance necessary to prevent die cracking from differential thermal expansion for semiconductor dies up to an area about 14×14 mm. Furthermore, since copper has the high thermal conductivity of 0.934 cal-cm/cm2-sec-° C., heat sink 201 provides high power dissipation. Further, since copper's TCE is approximately 17 ppm/° C., the TCE of heat sink 201 is well matched to the TCEs of most molding compound materials, which are typically in the range of 16-17 ppm/° C. The well-matched TCEs at the heat sink-molding interface minimize stress, thereby causing no delamination even during thermal cycling or thermal shock tests. The top surface of heat sink 201, which is exposed to the ambient, is plated with a film 202 of nickel to provide a clean surface (i.e. free of copper oxides) for attaching an external heat sink, if needed.
  • 31. In the present embodiment, adhesion of heat sink 201 to molding 204 is enhanced by a thin layer of copper oxide at the interface between heat sink 201 and plastic molding 204. The copper oxide at the heat sink-molding interface, which is formed by annealing copper at 300° C. for one hour, has good adhesion to molding compounds.
  • 32.FIG. 3a is a top view (i.e. viewed above the surface coated by nickel film 202) of heat sink 201. In the embodiment shown in FIG. 3a, heat sink 201 has a number of mold-locking features to maximize the adhesion of heat sink 201 to plastic molding 204. First, heat sink 201 which, as shown, is suitable for use with a 208-lead package. In this embodiment, heat sink 201 is a 1 inch by 1 inch square (i.e. measures 1 inch at side 216 of FIG. 3a) with a central raised portion 220 which provides a 0.8 inch diameter circular surface. This circular surface is the surface plated with nickel film 202. A cross sectional view along the dotted line A-A′ through central raised portion 220 is shown in FIG. 3b. Referring to FIG. 3b, central raised portion 220 rises a distance a, which is 0.060 inch in this embodiment, above a base 221 of heat sink 201. Base 221 of heat sink 201 has a thickness b, which is 0.03 inch in this embodiment. The circular contour of central raised portion 220 is free of corners to avoid creating stress concentration points.
  • 33. A mold-locking feature is provided by a number of raised conical protrusions (collectively labelled by reference numeral 203 in FIG. 3a) around the central raised portion 220. In addition, a through hole is provided in each corner of base 221. These through holes are collectively labelled by reference numeral 214 in FIG. 3a. Raised conical protrusions 203 and through holes 204 provide additional surface areas for locking plastic molding 204 onto heat sink 201. Heat sink 201's mold-locking features have resulted in excellent adhesion of the plastic molding 204 to heat sink 201, allowing package 200 to pass all the conventional tests including the thermal cycling, thermal shock, pressure pot, ink penetration and high humidity tests.
  • 34.FIG. 4 is a bottom view of package 200 with plastic molding 204 removed so as to clearly show lead frame 205 and interposer ring 208. FIG. 4 shows the interposer ring sections 208 a-208 d downset and attached to the heat sink 201 with dielectric adhesive 213. Interposer ring sections 208 a-208 d are further supported by tie bars 241 a-241 d, which are imbedded in plastic molding 204. Lead frame 205 is severed to provide electrically isolated leads 250. Each of interposer ring sections 208 a-208 d is wire bonded to one of leads 250. Further, interposer ring sections 241 b and 241 d, which are dedicated for connections to a ground terminal, are electrically shorted to heat sink 201 via electrically conductive epoxy 240. Alternatively, spot welding or other suitable mechanism can be used to electrically short interposer ring sections 208 b and 208 d to heat sink 201. Interposer ring 208 is designed to surround semiconductor die 211 in close proximity without being in contact with semiconductor die 211. Consequently, very short wire bonds to both semiconductor die 211 and leads 250 are possible. Such wire bonds have low inductance which, in turn, reduces the parasitic impedances of package 200, thereby enhancing package 200's electrical performance. Interposer ring 208 provides an additional advantage in that each interposer ring section can be assigned for power or ground connection to any of leads 250 within the interposer ring section's proximity. As mentioned above, power and ground connections usually take about 25% of the total lead count in a conventional package. However, because the interposer ring sections are internal to package 200 and are accessed readily for connections, the number of leads on lead frame 205 required for power and ground connections is reduced, thereby effectively increasing the available lead count of package 200.
  • 35.FIG. 5 shows the lower side of lead frame 205. Unlike conventional lead frames, lead frame 205 retains only the peripheral section of the conventional die attach pad to form interposer ring 208. When interposer ring 208 is divided into at two or more electrically isolated sections, these sections can be shorted at the designer's choice either to the heat sink as a ground connection, or to the power terminals.
  • 36.FIG. 6 shows a top view of ceramic ring 206, showing the ceramic window 212 in which semiconductor die 211 and interposer ring sections 208 a-208 d are placed.
  • 37. The above detailed description is provided to illustrate the specific embodiments of the present invention and is not intended to be limiting. Numerous modifications and variations within the scope of the present invention are possible. The present invention is defined by the following claims.

Claims (16)

What is claimed is:
1. A plastic molded package, comprising:
a heat sink having an upper surface and a lower surface;
a ceramic ring attached to said lower surface of said heat sink, said ceramic ring having an aperture exposing a portion of said lower surface of said heat sink;
a semiconductor die attached to said exposed portion of said lower surface of said heat sink using a thermally conductive adhesive;
a lead frame having a plurality of leads extending outside of said plastic molded package, said lead frame being attached to said ceramic ring; and
an encapsulation enclosing said ceramic ring, said lead frame other than said portion of said leads outside of said plastic molded package, and said semiconductor die.
2. A plastic molded package as in
claim 1
, wherein said ceramic ring is attached to said heat sink by an adhesive film.
3. A plastic molded package, wherein said heat sink comprises:
a heat sink having a base portion and a raised portion protruding above said base portion, said base portion having a lower surface and said raised portion having an upper portion;
a dielectric ring attached to said lower surface of said heat sink, said dielectric ring having an aperture exposing a portion of said lower surface of said heat sink;
a semiconductor die attached to said exposed portion of said lower surface of said heat sink using a thermally conductive adhesive;
a lead frame having a plurality of leads extending outside of said plastic molded package; and
an encapsulation exposing said upper surface of said heat sink to the ambient and enclosing said base portion of said heat sink, said dielectric ring, said lead frame other than said portion of said leads outside of said plastic molded package, and said semiconductor die.
4. A plastic molded package as in
claim 3
, wherein said surface of said raised portion is free of corners.
5. A plastic molded package as in
claim 3
, wherein said surface of said raised portion is circular.
6. A plastic molded package as in
claim 3
, wherein said base portion further comprises a plurality of conical protrusions enclosed in said encapsulation.
7. A plastic molded package as in
claim 3
, wherein said base portion of said heat sink have a plurality of through holes filled by said encapsulation.
8. A plastic molded package, comprising:
a heat sink having an upper surface and a lower surface;
a dielectric ring attached to said lower surface of said heat sink, said dielectric ring having an aperture exposing a portion of said lower surface of said heat sink;
a semiconductor die attached to said exposed portion of said lower surface of said heat sink using a thermally conductive adhesive;
a lead frame having (i) a plurality of leads extending outside of said plastic molded package, and (ii) a one-piece interposer ring downset and attached to said heat sink; and
an encapsulation enclosing said dielectric ring, said lead frame other than said portion of said leads outside of said plastic molded package, and said semiconductor die.
9. A plastic package as in
claim 8
, wherein said one-piece interposer ring is severed into a plurality of electrically isolated sections.
10. A plastic package as in
claim 9
, wherein each of said electrically isolated section is supported in said encapsulation by tie bars of said lead frame.
11. A plastic package as in
claim 9
, wherein one or more of said electrically isolated sections of said interposer ring is electrically shorted to said heat sink.
12. A plastic package as in
claim 11
, wherein said one or electrically isolated sections are shorted to said heat sink by a layer of electrically conductive adhesive.
13. A plastic package as in
claim 9
, wherein said electrically isolated sections of said interposer ring are electrically shorted to one or more leads of said lead frame.
14. A plastic package as in
claim 1
, wherein said dielectric ring comprises material selected from the group consisting ceramic materials, epoxy materials including Ablefilm 564AKHM, and a dielectric sheet material sold under the trade name of Neoflex.
15. A plastic package as in
claim 1
, wherein said heat sink comprises a material selected from the group consisting of oxygen free high conductivity copper, copper/molybdenum/copper laminate, copper/tungsten/copper laminate and beryllium composites.
16. A plastic package as in
claim 1
, wherein said exposed portion of said heat sink is plated with a film of nickel.
US09/737,993 1993-09-03 2000-12-14 Molded plastic package with heat sink and enhanced electrical performance Abandoned US20010000924A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09/737,993 US20010000924A1 (en) 1993-09-03 2000-12-14 Molded plastic package with heat sink and enhanced electrical performance
US10/269,332 US6724071B2 (en) 1993-09-03 2002-10-11 Molded plastic package with heat sink and enhanced electrical performance

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/116,305 US6326678B1 (en) 1993-09-03 1993-09-03 Molded plastic package with heat sink and enhanced electrical performance
US09/737,993 US20010000924A1 (en) 1993-09-03 2000-12-14 Molded plastic package with heat sink and enhanced electrical performance

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/116,305 Continuation US6326678B1 (en) 1993-09-03 1993-09-03 Molded plastic package with heat sink and enhanced electrical performance

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/269,332 Continuation US6724071B2 (en) 1993-09-03 2002-10-11 Molded plastic package with heat sink and enhanced electrical performance

Publications (1)

Publication Number Publication Date
US20010000924A1 true US20010000924A1 (en) 2001-05-10

Family

ID=22366389

Family Applications (3)

Application Number Title Priority Date Filing Date
US08/116,305 Expired - Lifetime US6326678B1 (en) 1993-09-03 1993-09-03 Molded plastic package with heat sink and enhanced electrical performance
US09/737,993 Abandoned US20010000924A1 (en) 1993-09-03 2000-12-14 Molded plastic package with heat sink and enhanced electrical performance
US10/269,332 Expired - Lifetime US6724071B2 (en) 1993-09-03 2002-10-11 Molded plastic package with heat sink and enhanced electrical performance

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/116,305 Expired - Lifetime US6326678B1 (en) 1993-09-03 1993-09-03 Molded plastic package with heat sink and enhanced electrical performance

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/269,332 Expired - Lifetime US6724071B2 (en) 1993-09-03 2002-10-11 Molded plastic package with heat sink and enhanced electrical performance

Country Status (1)

Country Link
US (3) US6326678B1 (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6790710B2 (en) 2002-01-31 2004-09-14 Asat Limited Method of manufacturing an integrated circuit package
WO2008002088A1 (en) 2006-06-30 2008-01-03 Seoul Semiconductor Co., Ltd. Leadframe having a heat sink supporting part, fabricating method of the light emitting diode package using the same and light emitting diode package fabricated by the method
US20080290353A1 (en) * 2007-05-24 2008-11-27 Medendorp Jr Nicholas W Microscale optoelectronic device packages
US20100032824A1 (en) * 2008-08-08 2010-02-11 Mstar Semiconductor, Inc. IC Package Method Capable of Decreasing IR Drop and Associated IC Apparatus
EP1825524A4 (en) * 2004-12-16 2010-06-16 Seoul Semiconductor Co Ltd CONNECTION GRID COMPRISING A THERMAL DISSIPATOR SUPPORT RING, METHOD FOR MANUFACTURING LIGHT-EMITTING DIODE HOUSING USING THE SAME, AND LIGHT-EMITTING DIODE HOUSING MADE THEREBY
US20110109000A1 (en) * 2009-11-06 2011-05-12 Sang-Uk Kim Semiconductor package and method of forming the same
US20110180317A1 (en) * 2009-09-11 2011-07-28 Eiji Takahashi Electronic component package, method for producing the same and interposer
US20120228764A1 (en) * 2011-03-07 2012-09-13 Unimicron Technology Corporation Package structure, fabricating method thereof, and package-on-package device thereby
KR101194041B1 (en) 2006-12-07 2012-10-24 페어차일드코리아반도체 주식회사 High power semiconductor device
US20140257955A1 (en) * 2013-03-11 2014-09-11 Mastercard International Incorporated Methods and systems for applying promotions to payment transactions
US20150221625A1 (en) * 2014-02-04 2015-08-06 Hyun-Suk Chun Semiconductor package having a dissipating plate
US20170162403A1 (en) * 2013-03-14 2017-06-08 Vishay-Siliconix Method for fabricating stack die package
US10229893B2 (en) 2010-09-09 2019-03-12 Vishay-Siliconix Dual lead frame semiconductor package and method of manufacture
JP2021027315A (en) * 2019-08-07 2021-02-22 サムソン エレクトロ−メカニックス カンパニーリミテッド. Semiconductor package

Families Citing this family (208)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6870272B2 (en) * 1994-09-20 2005-03-22 Tessera, Inc. Methods of making microelectronic assemblies including compliant interfaces
US6211572B1 (en) 1995-10-31 2001-04-03 Tessera, Inc. Semiconductor chip package with fan-in leads
US6284563B1 (en) * 1995-10-31 2001-09-04 Tessera, Inc. Method of making compliant microelectronic assemblies
US6893900B1 (en) 1998-06-24 2005-05-17 Amkor Technology, Inc. Method of making an integrated circuit package
US7005326B1 (en) 1998-06-24 2006-02-28 Amkor Technology, Inc. Method of making an integrated circuit package
US7332375B1 (en) 1998-06-24 2008-02-19 Amkor Technology, Inc. Method of making an integrated circuit package
US6143981A (en) 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US7112474B1 (en) 1998-06-24 2006-09-26 Amkor Technology, Inc. Method of making an integrated circuit package
US7071541B1 (en) 1998-06-24 2006-07-04 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US7030474B1 (en) 1998-06-24 2006-04-18 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6753922B1 (en) 1998-10-13 2004-06-22 Intel Corporation Image sensor mounted by mass reflow
JP2000164788A (en) 1998-11-20 2000-06-16 Anam Semiconductor Inc Lead frame for semiconductor package, semiconductor package using the same, and method of manufacturing the same
CN1225786C (en) * 1998-12-21 2005-11-02 英特尔公司 Windowed non-ceramic package having embedded frame
KR20010037247A (en) 1999-10-15 2001-05-07 마이클 디. 오브라이언 Semiconductor package
KR100403142B1 (en) 1999-10-15 2003-10-30 앰코 테크놀로지 코리아 주식회사 semiconductor package
US6580159B1 (en) 1999-11-05 2003-06-17 Amkor Technology, Inc. Integrated circuit device packages and substrates for making the packages
US6847103B1 (en) 1999-11-09 2005-01-25 Amkor Technology, Inc. Semiconductor package with exposed die pad and body-locking leadframe
KR100421774B1 (en) 1999-12-16 2004-03-10 앰코 테크놀로지 코리아 주식회사 semiconductor package and its manufacturing method
KR100583494B1 (en) 2000-03-25 2006-05-24 앰코 테크놀로지 코리아 주식회사 Semiconductor Package
US7042068B2 (en) 2000-04-27 2006-05-09 Amkor Technology, Inc. Leadframe and semiconductor package made using the leadframe
AU2002217987A1 (en) * 2000-12-01 2002-06-11 Broadcom Corporation Thermally and electrically enhanced ball grid array packaging
US7132744B2 (en) 2000-12-22 2006-11-07 Broadcom Corporation Enhanced die-up ball grid array packages and method for making the same
US6906414B2 (en) * 2000-12-22 2005-06-14 Broadcom Corporation Ball grid array package with patterned stiffener layer
US20020079572A1 (en) * 2000-12-22 2002-06-27 Khan Reza-Ur Rahman Enhanced die-up ball grid array and method for making the same
US7161239B2 (en) * 2000-12-22 2007-01-09 Broadcom Corporation Ball grid array package enhanced with a thermal and electrical connector
KR20020058209A (en) 2000-12-29 2002-07-12 마이클 디. 오브라이언 Semiconductor package
DE10102621B4 (en) * 2001-01-20 2006-05-24 Conti Temic Microelectronic Gmbh power module
US6504256B2 (en) * 2001-01-30 2003-01-07 Bae Systems Information And Electronic Systems Integration, Inc. Insitu radiation protection of integrated circuits
US6967395B1 (en) 2001-03-20 2005-11-22 Amkor Technology, Inc. Mounting for a package containing a chip
KR100369393B1 (en) 2001-03-27 2003-02-05 앰코 테크놀로지 코리아 주식회사 Lead frame and semiconductor package using it and its manufacturing method
KR100393448B1 (en) 2001-03-27 2003-08-02 앰코 테크놀로지 코리아 주식회사 Semiconductor package and method for manufacturing the same
US7045883B1 (en) 2001-04-04 2006-05-16 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US6597059B1 (en) 2001-04-04 2003-07-22 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package
US7064009B1 (en) 2001-04-04 2006-06-20 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US7259448B2 (en) * 2001-05-07 2007-08-21 Broadcom Corporation Die-up ball grid array package with a heat spreader and method for making the same
DE10124970B4 (en) * 2001-05-21 2007-02-22 Infineon Technologies Ag Electronic component with a semiconductor chip on a semiconductor chip connection plate, system carrier and method for the production thereof
US7015072B2 (en) 2001-07-11 2006-03-21 Asat Limited Method of manufacturing an enhanced thermal dissipation integrated circuit package
US6734552B2 (en) 2001-07-11 2004-05-11 Asat Limited Enhanced thermal dissipation integrated circuit package
US6458626B1 (en) * 2001-08-03 2002-10-01 Siliconware Precision Industries Co., Ltd. Fabricating method for semiconductor package
US6900527B1 (en) 2001-09-19 2005-05-31 Amkor Technology, Inc. Lead-frame method and assembly for interconnecting circuits within a circuit module
US7485952B1 (en) 2001-09-19 2009-02-03 Amkor Technology, Inc. Drop resistant bumpers for fully molded memory cards
US6630726B1 (en) 2001-11-07 2003-10-07 Amkor Technology, Inc. Power semiconductor package with strap
US6879039B2 (en) * 2001-12-18 2005-04-12 Broadcom Corporation Ball grid array package substrates and method of making the same
US6825108B2 (en) * 2002-02-01 2004-11-30 Broadcom Corporation Ball grid array package fabrication with IC die support structures
US6861750B2 (en) * 2002-02-01 2005-03-01 Broadcom Corporation Ball grid array package with multiple interposers
US7550845B2 (en) * 2002-02-01 2009-06-23 Broadcom Corporation Ball grid array package with separated stiffener layer
US8148803B2 (en) 2002-02-15 2012-04-03 Micron Technology, Inc. Molded stiffener for thin substrates
US6876553B2 (en) 2002-03-21 2005-04-05 Broadcom Corporation Enhanced die-up ball grid array package with two substrates
US7196415B2 (en) 2002-03-22 2007-03-27 Broadcom Corporation Low voltage drop and high thermal performance ball grid array package
US6608366B1 (en) 2002-04-15 2003-08-19 Harry J. Fogelson Lead frame with plated end leads
SG105544A1 (en) * 2002-04-19 2004-08-27 Micron Technology Inc Ultrathin leadframe bga circuit package
US6940154B2 (en) * 2002-06-24 2005-09-06 Asat Limited Integrated circuit package and method of manufacturing the integrated circuit package
US6784532B2 (en) * 2002-07-31 2004-08-31 Intel Corporation Power/ground configuration for low impedance integrated circuit
US6818973B1 (en) 2002-09-09 2004-11-16 Amkor Technology, Inc. Exposed lead QFP package fabricated through the use of a partial saw process
US7723210B2 (en) 2002-11-08 2010-05-25 Amkor Technology, Inc. Direct-write wafer level chip scale package
US7190062B1 (en) 2004-06-15 2007-03-13 Amkor Technology, Inc. Embedded leadframe semiconductor package
US6905914B1 (en) 2002-11-08 2005-06-14 Amkor Technology, Inc. Wafer level package and fabrication method
US7361533B1 (en) 2002-11-08 2008-04-22 Amkor Technology, Inc. Stacked embedded leadframe
US20040124508A1 (en) * 2002-11-27 2004-07-01 United Test And Assembly Test Center Ltd. High performance chip scale leadframe package and method of manufacturing the package
AU2003291199A1 (en) * 2002-12-09 2004-06-30 Advanced Interconnect Technologies Limited Package having exposed integrated circuit device
US6847099B1 (en) 2003-02-05 2005-01-25 Amkor Technology Inc. Offset etched corner leads for semiconductor package
JP2004356618A (en) * 2003-03-19 2004-12-16 Ngk Spark Plug Co Ltd Relay substrate, relay substrate with semiconductor element, substrate with relay substrate, structure comprising semiconductor element, relay substrate and substrate, method for manufacturing relay substrate
US7001799B1 (en) 2003-03-13 2006-02-21 Amkor Technology, Inc. Method of making a leadframe for semiconductor devices
US6794740B1 (en) 2003-03-13 2004-09-21 Amkor Technology, Inc. Leadframe package for semiconductor devices
US6879034B1 (en) 2003-05-01 2005-04-12 Amkor Technology, Inc. Semiconductor package including low temperature co-fired ceramic substrate
US7008825B1 (en) 2003-05-27 2006-03-07 Amkor Technology, Inc. Leadframe strip having enhanced testability
TWI250632B (en) * 2003-05-28 2006-03-01 Siliconware Precision Industries Co Ltd Ground-enhancing semiconductor package and lead frame
CN100382295C (en) * 2003-06-10 2008-04-16 矽品精密工业股份有限公司 Semiconductor package capable of improving grounding quality and lead frame thereof
US6897550B1 (en) 2003-06-11 2005-05-24 Amkor Technology, Inc. Fully-molded leadframe stand-off feature
US7245007B1 (en) 2003-09-18 2007-07-17 Amkor Technology, Inc. Exposed lead interposer leadframe package
US6921967B2 (en) 2003-09-24 2005-07-26 Amkor Technology, Inc. Reinforced die pad support structure
US7138707B1 (en) 2003-10-21 2006-11-21 Amkor Technology, Inc. Semiconductor package including leads and conductive posts for providing increased functionality
US7002238B2 (en) * 2003-10-23 2006-02-21 Broadcom Corporation Use of a down-bond as a controlled inductor in integrated circuit applications
US7144517B1 (en) 2003-11-07 2006-12-05 Amkor Technology, Inc. Manufacturing method for leadframe and for semiconductor package using the leadframe
US7211879B1 (en) 2003-11-12 2007-05-01 Amkor Technology, Inc. Semiconductor package with chamfered corners and method of manufacturing the same
US7098529B1 (en) * 2004-01-07 2006-08-29 Credence Systems Corporation System and method for packaging a semiconductor device
US7057268B1 (en) 2004-01-27 2006-06-06 Amkor Technology, Inc. Cavity case with clip/plug for use on multi-media card
US7091594B1 (en) 2004-01-28 2006-08-15 Amkor Technology, Inc. Leadframe type semiconductor package having reduced inductance and its manufacturing method
JP4436706B2 (en) * 2004-03-25 2010-03-24 三洋電機株式会社 Hybrid integrated circuit device
US7411281B2 (en) * 2004-06-21 2008-08-12 Broadcom Corporation Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same
US7482686B2 (en) 2004-06-21 2009-01-27 Braodcom Corporation Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same
US7432586B2 (en) * 2004-06-21 2008-10-07 Broadcom Corporation Apparatus and method for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages
US7202554B1 (en) 2004-08-19 2007-04-10 Amkor Technology, Inc. Semiconductor package and its manufacturing method
US7074653B2 (en) * 2004-08-23 2006-07-11 Texas Instruments Incorporated Heatsink apparatus and thermally-conductive intermediate material for dissipating heat in semiconductor packages
US7288431B2 (en) * 2004-09-02 2007-10-30 Micron Technology, Inc. Molded stiffener for thin substrates
US7786591B2 (en) 2004-09-29 2010-08-31 Broadcom Corporation Die down ball grid array package
US7217991B1 (en) 2004-10-22 2007-05-15 Amkor Technology, Inc. Fan-in leadframe semiconductor package
TWI239617B (en) * 2004-11-03 2005-09-11 Advanced Semiconductor Eng Cavity-down thermally enhanced package
US7224047B2 (en) * 2004-12-18 2007-05-29 Lsi Corporation Semiconductor device package with reduced leakage
US7999379B2 (en) 2005-02-25 2011-08-16 Tessera, Inc. Microelectronic assemblies having compliancy
US7355276B1 (en) * 2005-03-11 2008-04-08 Maxtor Corporation Thermally-enhanced circuit assembly
US7410830B1 (en) * 2005-09-26 2008-08-12 Asat Ltd Leadless plastic chip carrier and method of fabricating same
CN101305461A (en) * 2005-11-08 2008-11-12 Nxp股份有限公司 Leadframe-Based IC Packages with Supply Reference Combs
US7507603B1 (en) 2005-12-02 2009-03-24 Amkor Technology, Inc. Etch singulated semiconductor package
US7572681B1 (en) 2005-12-08 2009-08-11 Amkor Technology, Inc. Embedded electronic component package
JP5103731B2 (en) * 2005-12-12 2012-12-19 三菱電機株式会社 Mold package
US7521791B2 (en) * 2006-03-08 2009-04-21 Motorola, Inc. Method and apparatus for dissipating heat from an integrated circuit
US8460970B1 (en) 2006-04-28 2013-06-11 Utac Thai Limited Lead frame ball grid array with traces under die having interlocking features
US8461694B1 (en) 2006-04-28 2013-06-11 Utac Thai Limited Lead frame ball grid array with traces under die having interlocking features
US8487451B2 (en) 2006-04-28 2013-07-16 Utac Thai Limited Lead frame land grid array with routing connector trace under unit
US8310060B1 (en) * 2006-04-28 2012-11-13 Utac Thai Limited Lead frame land grid array
US8492906B2 (en) 2006-04-28 2013-07-23 Utac Thai Limited Lead frame ball grid array with traces under die
US8183680B2 (en) * 2006-05-16 2012-05-22 Broadcom Corporation No-lead IC packages having integrated heat spreader for electromagnetic interference (EMI) shielding and thermal enhancement
WO2007137095A2 (en) * 2006-05-16 2007-11-29 Nanoconduction, Inc. Carbon nanotube-based structures and methods for removing heat from solid-state devices
US7902660B1 (en) 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US7968998B1 (en) 2006-06-21 2011-06-28 Amkor Technology, Inc. Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
US8125077B2 (en) 2006-09-26 2012-02-28 Utac Thai Limited Package with heat transfer
US8013437B1 (en) 2006-09-26 2011-09-06 Utac Thai Limited Package with heat transfer
US9711343B1 (en) 2006-12-14 2017-07-18 Utac Thai Limited Molded leadframe substrate semiconductor package
US9761435B1 (en) 2006-12-14 2017-09-12 Utac Thai Limited Flip chip cavity package
US7932586B2 (en) * 2006-12-18 2011-04-26 Mediatek Inc. Leadframe on heat sink (LOHS) semiconductor packages and fabrication methods thereof
US7749886B2 (en) * 2006-12-20 2010-07-06 Tessera, Inc. Microelectronic assemblies having compliancy and methods therefor
US7687893B2 (en) 2006-12-27 2010-03-30 Amkor Technology, Inc. Semiconductor package having leadframe with exposed anchor pads
US7829990B1 (en) 2007-01-18 2010-11-09 Amkor Technology, Inc. Stackable semiconductor package including laminate interposer
US7982297B1 (en) 2007-03-06 2011-07-19 Amkor Technology, Inc. Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same
JP5037683B2 (en) * 2007-05-25 2012-10-03 モレックス インコーポレイテド Heating element and heat sink for power supply
JP5188110B2 (en) * 2007-06-27 2013-04-24 三洋電機株式会社 Circuit equipment
US7977774B2 (en) 2007-07-10 2011-07-12 Amkor Technology, Inc. Fusion quad flat semiconductor package
US7687899B1 (en) 2007-08-07 2010-03-30 Amkor Technology, Inc. Dual laminate package structure with embedded elements
US7777351B1 (en) 2007-10-01 2010-08-17 Amkor Technology, Inc. Thin stacked interposer package
US8089159B1 (en) 2007-10-03 2012-01-03 Amkor Technology, Inc. Semiconductor package with increased I/O density and method of making the same
US7847386B1 (en) 2007-11-05 2010-12-07 Amkor Technology, Inc. Reduced size stacked semiconductor package and method of making the same
US7790512B1 (en) 2007-11-06 2010-09-07 Utac Thai Limited Molded leadframe substrate semiconductor package
US7956453B1 (en) 2008-01-16 2011-06-07 Amkor Technology, Inc. Semiconductor package with patterning layer and method of making same
US7723852B1 (en) 2008-01-21 2010-05-25 Amkor Technology, Inc. Stacked semiconductor package and method of making same
US7834436B2 (en) * 2008-03-18 2010-11-16 Mediatek Inc. Semiconductor chip package
US8067821B1 (en) 2008-04-10 2011-11-29 Amkor Technology, Inc. Flat semiconductor package with half package molding
US7768135B1 (en) 2008-04-17 2010-08-03 Amkor Technology, Inc. Semiconductor package with fast power-up cycle and method of making same
US7808084B1 (en) 2008-05-06 2010-10-05 Amkor Technology, Inc. Semiconductor package with half-etched locking features
US8063470B1 (en) 2008-05-22 2011-11-22 Utac Thai Limited Method and apparatus for no lead semiconductor package
US8125064B1 (en) 2008-07-28 2012-02-28 Amkor Technology, Inc. Increased I/O semiconductor package and method of making same
US8184453B1 (en) 2008-07-31 2012-05-22 Amkor Technology, Inc. Increased capacity semiconductor package
US9947605B2 (en) 2008-09-04 2018-04-17 UTAC Headquarters Pte. Ltd. Flip chip cavity package
US7847392B1 (en) 2008-09-30 2010-12-07 Amkor Technology, Inc. Semiconductor device including leadframe with increased I/O
US7989933B1 (en) 2008-10-06 2011-08-02 Amkor Technology, Inc. Increased I/O leadframe and semiconductor device including same
US8008758B1 (en) 2008-10-27 2011-08-30 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe
US8089145B1 (en) 2008-11-17 2012-01-03 Amkor Technology, Inc. Semiconductor device including increased capacity leadframe
US8072050B1 (en) 2008-11-18 2011-12-06 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe including passive device
US7875963B1 (en) 2008-11-21 2011-01-25 Amkor Technology, Inc. Semiconductor device including leadframe having power bars and increased I/O
US7982298B1 (en) 2008-12-03 2011-07-19 Amkor Technology, Inc. Package in package semiconductor device
US8487420B1 (en) 2008-12-08 2013-07-16 Amkor Technology, Inc. Package in package semiconductor device with film over wire
US20170117214A1 (en) 2009-01-05 2017-04-27 Amkor Technology, Inc. Semiconductor device with through-mold via
US8680656B1 (en) 2009-01-05 2014-03-25 Amkor Technology, Inc. Leadframe structure for concentrated photovoltaic receiver package
US8058715B1 (en) 2009-01-09 2011-11-15 Amkor Technology, Inc. Package in package device for RF transceiver module
US8026589B1 (en) 2009-02-23 2011-09-27 Amkor Technology, Inc. Reduced profile stackable semiconductor package
US7960818B1 (en) 2009-03-04 2011-06-14 Amkor Technology, Inc. Conformal shield on punch QFN semiconductor package
US8367476B2 (en) * 2009-03-12 2013-02-05 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
KR100935854B1 (en) 2009-09-22 2010-01-08 테세라 리써치 엘엘씨 Microelectronic assembly with impedance controlled wirebond and reference wirebond
KR100950511B1 (en) 2009-09-22 2010-03-30 테세라 리써치 엘엘씨 Microelectronic assembly with impedance controlled wirebond and conductive reference element
US8575742B1 (en) 2009-04-06 2013-11-05 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe including power bars
US8018037B2 (en) 2009-04-16 2011-09-13 Mediatek Inc. Semiconductor chip package
US8786063B2 (en) * 2009-05-15 2014-07-22 Stats Chippac Ltd. Integrated circuit packaging system with leads and transposer and method of manufacture thereof
US9449900B2 (en) * 2009-07-23 2016-09-20 UTAC Headquarters Pte. Ltd. Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow
US8003496B2 (en) * 2009-08-14 2011-08-23 Stats Chippac, Ltd. Semiconductor device and method of mounting semiconductor die to heat spreader on temporary carrier and forming polymer layer and conductive layer over the die
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
KR101084230B1 (en) * 2009-11-16 2011-11-16 삼성모바일디스플레이주식회사 Organic light emitting display device and manufacturing method of organic light emitting display device
US9076776B1 (en) * 2009-11-19 2015-07-07 Altera Corporation Integrated circuit package with stand-off legs
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US8368189B2 (en) 2009-12-04 2013-02-05 Utac Thai Limited Auxiliary leadframe member for stabilizing the bond wire process
US9355940B1 (en) 2009-12-04 2016-05-31 Utac Thai Limited Auxiliary leadframe member for stabilizing the bond wire process
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US8575732B2 (en) 2010-03-11 2013-11-05 Utac Thai Limited Leadframe based multi terminal IC package
US8871571B2 (en) 2010-04-02 2014-10-28 Utac Thai Limited Apparatus for and methods of attaching heat slugs to package tops
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8786083B2 (en) 2010-09-16 2014-07-22 Tessera, Inc. Impedance controlled packages with metal sheet or 2-layer RDL
US9136197B2 (en) 2010-09-16 2015-09-15 Tessera, Inc. Impedence controlled packages with metal sheet or 2-layer RDL
US8581377B2 (en) * 2010-09-16 2013-11-12 Tessera, Inc. TSOP with impedance control
US8853708B2 (en) 2010-09-16 2014-10-07 Tessera, Inc. Stacked multi-die packages with impedance control
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8674485B1 (en) 2010-12-08 2014-03-18 Amkor Technology, Inc. Semiconductor device including leadframe with downsets
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US8648450B1 (en) 2011-01-27 2014-02-11 Amkor Technology, Inc. Semiconductor device including leadframe with a combination of leads and lands
TWI557183B (en) 2015-12-16 2016-11-11 財團法人工業技術研究院 Oxane composition, and photovoltaic device comprising the same
KR20140070655A (en) 2011-10-05 2014-06-10 플립칩 인터내셔날, 엘.엘.씨 Wafer level applied thermal heat sink
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US9704725B1 (en) 2012-03-06 2017-07-11 Amkor Technology, Inc. Semiconductor device with leadframe configured to facilitate reduced burr formation
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method
US9029198B2 (en) 2012-05-10 2015-05-12 Utac Thai Limited Methods of manufacturing semiconductor devices including terminals with internal routing interconnections
US9449905B2 (en) 2012-05-10 2016-09-20 Utac Thai Limited Plated terminals with routing interconnections semiconductor device
US9397031B2 (en) 2012-06-11 2016-07-19 Utac Thai Limited Post-mold for semiconductor package having exposed traces
DE102012211220A1 (en) * 2012-06-28 2014-01-02 Osram Opto Semiconductors Gmbh Electrical component and method for producing electrical components
JP2014187209A (en) * 2013-03-22 2014-10-02 Toshiba Corp Semiconductor device
KR101486790B1 (en) 2013-05-02 2015-01-28 앰코 테크놀로지 코리아 주식회사 Micro Lead Frame for semiconductor package
KR101563911B1 (en) 2013-10-24 2015-10-28 앰코 테크놀로지 코리아 주식회사 Semiconductor package
US10242953B1 (en) 2015-05-27 2019-03-26 Utac Headquarters PTE. Ltd Semiconductor package with plated metal shielding and a method thereof
JP2015211204A (en) * 2014-04-30 2015-11-24 イビデン株式会社 Circuit board and manufacturing method thereof
US9673122B2 (en) 2014-05-02 2017-06-06 Amkor Technology, Inc. Micro lead frame structure having reinforcing portions and method
US10242934B1 (en) 2014-05-07 2019-03-26 Utac Headquarters Pte Ltd. Semiconductor package with full plating on contact side surfaces and methods thereof
JP2016071269A (en) * 2014-09-30 2016-05-09 株式会社東芝 Electronic device and system
CN106129035B (en) 2015-05-05 2021-01-29 恩智浦美国有限公司 Exposed-pad integrated circuit package with mold lock
US9922843B1 (en) 2015-11-10 2018-03-20 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
WO2017094370A1 (en) 2015-12-04 2017-06-08 ローム株式会社 Power module apparatus, cooling structure, and electric car or hybrid car
TWI596678B (en) * 2016-03-08 2017-08-21 南茂科技股份有限公司 Semiconductor package structure and manufacturing method thereof
US10276477B1 (en) 2016-05-20 2019-04-30 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple stacked leadframes and a method of manufacturing the same
DE102016224631B4 (en) * 2016-12-09 2020-06-04 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Electrically conductive connection between at least two electrical components on a carrier equipped with electronic and / or electrical components, which is formed with a bonding wire
JP6885175B2 (en) * 2017-04-14 2021-06-09 富士電機株式会社 Semiconductor device
US11413802B2 (en) 2018-03-22 2022-08-16 Honda Motor Co., Ltd. Reusable mold for injection molding and molding method
US20210063099A1 (en) 2019-08-28 2021-03-04 Carbice Corporation Flexible and conformable polymer-based heat sinks and methods of making and using thereof
USD903610S1 (en) 2019-08-28 2020-12-01 Carbice Corporation Flexible heat sink
USD906269S1 (en) 2019-08-28 2020-12-29 Carbice Corporation Flexible heat sink
USD904322S1 (en) 2019-08-28 2020-12-08 Carbice Corporation Flexible heat sink
US11472083B2 (en) 2019-09-25 2022-10-18 Honda Motor Co., Ltd. Injection mold master unit die back plate cooling with metal backfilled plastic mold
CN114729156B (en) 2019-11-22 2025-01-28 罗杰斯公司 Formed dielectric component cross-linked by irradiation and method for making the same
TWI776739B (en) * 2021-11-23 2022-09-01 南茂科技股份有限公司 Chip package structure

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5526630A (en) * 1978-08-14 1980-02-26 Nec Corp Semiconductor device
JPS55140252A (en) * 1979-04-20 1980-11-01 Hitachi Ltd Header
JPS55162246A (en) * 1979-06-04 1980-12-17 Hitachi Ltd Resin-sealed semiconductor device
JPS6276747A (en) * 1985-09-30 1987-04-08 Shindengen Electric Mfg Co Ltd Resin-sealed semiconductor device
US4891687A (en) 1987-01-12 1990-01-02 Intel Corporation Multi-layer molded plastic IC package
US4975761A (en) * 1989-09-05 1990-12-04 Advanced Micro Devices, Inc. High performance plastic encapsulated package for integrated circuit die
US4994897A (en) * 1989-10-26 1991-02-19 Motorola, Inc. Multi-level semiconductor package
US5012386A (en) * 1989-10-27 1991-04-30 Motorola, Inc. High performance overmolded electronic package
US5227662A (en) * 1990-05-24 1993-07-13 Nippon Steel Corporation Composite lead frame and semiconductor device using the same
JPH0439957A (en) * 1990-06-05 1992-02-10 Fujitsu Ltd Heat sink of semiconductor package
JPH04137756A (en) * 1990-09-28 1992-05-12 Sanyo Electric Co Ltd Hybrid integrated circuit
US5105259A (en) * 1990-09-28 1992-04-14 Motorola, Inc. Thermally enhanced semiconductor device utilizing a vacuum to ultimately enhance thermal dissipation
JP2955043B2 (en) * 1991-03-09 1999-10-04 新光電気工業株式会社 Method for manufacturing lead frame for semiconductor device
US5172213A (en) * 1991-05-23 1992-12-15 At&T Bell Laboratories Molded circuit package having heat dissipating post
US5138430A (en) * 1991-06-06 1992-08-11 International Business Machines Corporation High performance versatile thermally enhanced IC chip mounting
US5278446A (en) * 1992-07-06 1994-01-11 Motorola, Inc. Reduced stress plastic package

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050077613A1 (en) * 2002-01-31 2005-04-14 Mclellan Neil Robert Integrated circuit package
US6790710B2 (en) 2002-01-31 2004-09-14 Asat Limited Method of manufacturing an integrated circuit package
EP1825524A4 (en) * 2004-12-16 2010-06-16 Seoul Semiconductor Co Ltd CONNECTION GRID COMPRISING A THERMAL DISSIPATOR SUPPORT RING, METHOD FOR MANUFACTURING LIGHT-EMITTING DIODE HOUSING USING THE SAME, AND LIGHT-EMITTING DIODE HOUSING MADE THEREBY
WO2008002088A1 (en) 2006-06-30 2008-01-03 Seoul Semiconductor Co., Ltd. Leadframe having a heat sink supporting part, fabricating method of the light emitting diode package using the same and light emitting diode package fabricated by the method
US8482023B2 (en) 2006-06-30 2013-07-09 Seoul Semiconductor Co., Ltd. Leadframe having a heat sink supporting part, fabricating method of a light emitting diode package using the same, and light emitting diode package fabricated by the method
US20090189178A1 (en) * 2006-06-30 2009-07-30 Do Hyung Kim Leadframe having a heat sink supporting part, fabricating method of a light emitting diode package using the same, and light emitting diode package fabricated by the method
EP2038924A4 (en) * 2006-06-30 2011-03-23 Seoul Semiconductor Co Ltd MOUNTING FRAME PROVIDED WITH A HEAT SINK HOLDING ELEMENT, METHOD FOR MANUFACTURING THE LIGHT EMITTING DIODE HOUSING USING SUCH FRAME, AND LIGHT EMITTING DIODE HOUSING MADE ACCORDING TO THE ABOVE-MENTIONED METHOD
KR101194041B1 (en) 2006-12-07 2012-10-24 페어차일드코리아반도체 주식회사 High power semiconductor device
US8436371B2 (en) * 2007-05-24 2013-05-07 Cree, Inc. Microscale optoelectronic device packages
US20080290353A1 (en) * 2007-05-24 2008-11-27 Medendorp Jr Nicholas W Microscale optoelectronic device packages
US20100032824A1 (en) * 2008-08-08 2010-02-11 Mstar Semiconductor, Inc. IC Package Method Capable of Decreasing IR Drop and Associated IC Apparatus
US20110180317A1 (en) * 2009-09-11 2011-07-28 Eiji Takahashi Electronic component package, method for producing the same and interposer
US20110109000A1 (en) * 2009-11-06 2011-05-12 Sang-Uk Kim Semiconductor package and method of forming the same
US10229893B2 (en) 2010-09-09 2019-03-12 Vishay-Siliconix Dual lead frame semiconductor package and method of manufacture
US8633061B2 (en) 2011-03-07 2014-01-21 Unimicron Technology Corporation Method of fabricating package structure
US8513796B2 (en) * 2011-03-07 2013-08-20 Unimicron Technology Corporation Package structure, fabricating method thereof, and package-on-package device thereby
US20120228764A1 (en) * 2011-03-07 2012-09-13 Unimicron Technology Corporation Package structure, fabricating method thereof, and package-on-package device thereby
US20140257955A1 (en) * 2013-03-11 2014-09-11 Mastercard International Incorporated Methods and systems for applying promotions to payment transactions
US20170162403A1 (en) * 2013-03-14 2017-06-08 Vishay-Siliconix Method for fabricating stack die package
US10546840B2 (en) * 2013-03-14 2020-01-28 Vishay SIliconix, LLC Method for fabricating stack die package
US20150221625A1 (en) * 2014-02-04 2015-08-06 Hyun-Suk Chun Semiconductor package having a dissipating plate
JP2021027315A (en) * 2019-08-07 2021-02-22 サムソン エレクトロ−メカニックス カンパニーリミテッド. Semiconductor package
US11189541B2 (en) * 2019-08-07 2021-11-30 Samsung Electro-Mechanics Co., Ltd. Semiconductor package
JP7473156B2 (en) 2019-08-07 2024-04-23 サムソン エレクトロ-メカニックス カンパニーリミテッド. Semiconductor Package

Also Published As

Publication number Publication date
US6326678B1 (en) 2001-12-04
US20030038382A1 (en) 2003-02-27
US6724071B2 (en) 2004-04-20

Similar Documents

Publication Publication Date Title
US6326678B1 (en) Molded plastic package with heat sink and enhanced electrical performance
US6552417B2 (en) Molded plastic package with heat sink and enhanced electrical performance
US5397921A (en) Tab grid array
US6310388B1 (en) Semiconductor die assembly having leadframe decoupling characters
EP1374305B1 (en) Enhanced die-down ball grid array and method for making the same
US5468994A (en) High pin count package for semiconductor device
US6285075B1 (en) Integrated circuit package with bonding planes on a ceramic ring using an adhesive assembly
US6194786B1 (en) Integrated circuit package providing bond wire clearance over intervening conductive regions
US6621160B2 (en) Semiconductor device and mounting board
US6667546B2 (en) Ball grid array semiconductor package and substrate without power ring or ground ring
KR100339044B1 (en) ball grid array semiconductor package and method for making the same
US5800958A (en) Electrically enhanced power quad flat pack arrangement
US6211462B1 (en) Low inductance power package for integrated circuits
US6731015B2 (en) Super low profile package with stacked dies
US5710695A (en) Leadframe ball grid array package
US5598031A (en) Electrically and thermally enhanced package using a separate silicon substrate
KR100342589B1 (en) Semiconductor power modules and methods for manufacturing the same
US20060180916A1 (en) Ground arch for wirebond ball grid arrays
US5783466A (en) Semiconductor device and method of manufacturing the same
JP3632960B2 (en) Semiconductor device
US5523621A (en) Semiconductor device having a multilayer ceramic wiring substrate
US7102211B2 (en) Semiconductor device and hybrid integrated circuit device
US20020145207A1 (en) Method and structure for integrated circuit package
JP2003224234A (en) Semiconductor device
JP2003152009A (en) Semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONMENT FOR FAILURE TO CORRECT DRAWINGS/OATH/NONPUB REQUEST