[go: up one dir, main page]

TWI819381B - Switch device - Google Patents

Switch device Download PDF

Info

Publication number
TWI819381B
TWI819381B TW110136118A TW110136118A TWI819381B TW I819381 B TWI819381 B TW I819381B TW 110136118 A TW110136118 A TW 110136118A TW 110136118 A TW110136118 A TW 110136118A TW I819381 B TWI819381 B TW I819381B
Authority
TW
Taiwan
Prior art keywords
transistor
switch
terminal
coupled
period
Prior art date
Application number
TW110136118A
Other languages
Chinese (zh)
Other versions
TW202308313A (en
Inventor
魏俊豪
陳智聖
Original Assignee
立積電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 立積電子股份有限公司 filed Critical 立積電子股份有限公司
Priority to US17/496,766 priority Critical patent/US11764775B2/en
Priority to CN202111299002.1A priority patent/CN115882836A/en
Publication of TW202308313A publication Critical patent/TW202308313A/en
Application granted granted Critical
Publication of TWI819381B publication Critical patent/TWI819381B/en

Links

Images

Landscapes

  • Switches With Compound Operations (AREA)
  • Push-Button Switches (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Electronic Switches (AREA)

Abstract

A switch device includes a first circuit. The first circuit has a first end coupled between a first terminal and a second terminal. The first shunt has a second end coupled between the first terminal and the second terminal, or coupled to a third terminal. The first circuit includes a first switch and a second switch. The first switch is coupled between the first end and the second end of the first circuit, and is turned on or off according to a first control signal. The second switch is coupled to the first switch in parallel, and is turned-on or off according to a second control signal. The first switch and the second switch include transistors of the same type. In a surge current protection mode, the second switch is turned on to dissipate a surge current. The first circuit may be a shunt circuit.

Description

開關裝置switchgear

本發明是有關於一種開關裝置,且特別是有關於一種可提升切換速度的開關裝置。 The present invention relates to a switching device, and in particular to a switching device that can increase switching speed.

在習知技術領域中,為了確保開關裝置具有一定程度的靜電放電的防護能力,常透過在分流電路中設置大尺寸的電晶體,以有效宣洩靜電放電電流。 In the conventional technical field, in order to ensure that the switching device has a certain degree of electrostatic discharge protection capability, large-sized transistors are often provided in the shunt circuit to effectively discharge the electrostatic discharge current.

然而,設置在分流電路中的大尺寸電晶體在開關的切換過程中提供大尺寸的寄生電容,會造成開關裝置切換速度降低,影響訊號切換速度的表現。 However, the large-sized transistor provided in the shunt circuit provides a large-sized parasitic capacitance during the switching process, which will cause the switching speed of the switching device to decrease and affect the performance of the signal switching speed.

本發明提供一種開關裝置,可改善開關裝置的切換速度,及/或可加強突波保護模式中突波電流的宣洩能力。 The present invention provides a switching device that can improve the switching speed of the switching device and/or can enhance the discharge capability of surge current in the surge protection mode.

本發明的開關裝置包括第一電路。第一電路具有第一端以耦接在第一終端以及第二終端間,第一電路具有第二端耦接在第一終端與第二終端間,或耦接於第三終端。第一電路包括第一 開關以及第二開關。第一開關耦接在第一電路的第一端與第一電路的第二端間,根據第一控制訊號以被導通或截止。第二開關與第一開關並聯,根據第二控制訊號以被導通或截止。第一開關與第二開關包含同類型的電晶體。在突波保護模式中,第二開關被導通以宣洩突波電流。 The switching device of the present invention includes a first circuit. The first circuit has a first end coupled between the first terminal and the second terminal, and the first circuit has a second end coupled between the first terminal and the second terminal, or coupled to the third terminal. The first circuit includes the first switch as well as a second switch. The first switch is coupled between the first end of the first circuit and the second end of the first circuit, and is turned on or off according to the first control signal. The second switch is connected in parallel with the first switch and is turned on or off according to the second control signal. The first switch and the second switch include the same type of transistor. In the surge protection mode, the second switch is turned on to discharge the surge current.

基於上述,本發明在開關裝置中設置第一開關及第二開關。在正常模式中,第一開關可用於訊號傳送的切換,第二開關可用以改善第一開關的切換速度。在突波保護模式中,第二開關可用以輔助宣洩突波電流。本發明的開關裝置可提升開關裝置的切換速度,及/或可加強突波電流的宣洩能力。 Based on the above, the present invention provides a first switch and a second switch in the switch device. In the normal mode, the first switch can be used for switching signal transmission, and the second switch can be used to improve the switching speed of the first switch. In surge protection mode, the second switch can be used to assist in venting surge current. The switching device of the present invention can increase the switching speed of the switching device, and/or can enhance the discharge capability of surge current.

101、102、301、302、900:開關裝置 101, 102, 301, 302, 900: Switching device

△t1、△t2:定電位期間 △t1, △t2: constant potential period

A1、A2、B1、B2:端 A1, A2, B1, B2: terminal

E1~E4、EC:終端 E1~E4, EC: terminal

R1~R4、RB:電阻 R1~R4, RB: Resistor

SH1、SH2、600、601、602:電路 SH1, SH2, 600, 601, 602: circuit

SW1~SW4、810-1、820-1、810-2、820-2、SW1A、SW1B:開關 SW1~SW4, 810-1, 820-1, 810-2, 820-2, SW1A, SW1B: switch

T1~T3、T21~T2N、T31~T3M、T1A、T1B:電晶體 T1~T3, T21~T2N, T31~T3M, T1A, T1B: transistor

TA:多閘極電晶體 TA: Multi-gate transistor

tP1、tP2:期間 tP1, tP2: period

VB:基底電壓 VB: base voltage

VC1~VC4:控制訊號 VC1~VC4: control signal

圖1繪示本發明一實施例的開關裝置的示意圖。 FIG. 1 is a schematic diagram of a switch device according to an embodiment of the present invention.

圖2繪示本發明另一實施例的開關裝置的示意圖。 FIG. 2 is a schematic diagram of a switch device according to another embodiment of the present invention.

圖3繪示本發明另一實施例的開關裝置的示意圖。 FIG. 3 is a schematic diagram of a switch device according to another embodiment of the present invention.

圖4繪示本發明另一實施例的開關裝置的示意圖。 FIG. 4 is a schematic diagram of a switch device according to another embodiment of the present invention.

圖5A繪示本發明實施例的開關裝置中,分流電路的控制訊號的一實施方式的波形圖。 FIG. 5A shows a waveform diagram of a control signal of the shunt circuit in the switching device according to the embodiment of the present invention.

圖5B繪示本發明實施例的開關裝置中,分流電路的控制訊號的另一實施方式的波形圖。 FIG. 5B shows a waveform diagram of another implementation of the control signal of the shunt circuit in the switching device according to the embodiment of the present invention.

圖6A繪示本發明實施例的開關裝置中的分流電路的實施方 式的示意圖。 FIG. 6A illustrates an implementation of a shunt circuit in a switching device according to an embodiment of the present invention. Schematic diagram of the formula.

圖6B以及圖6C分別繪示本發明實施例的開關裝置中的分流電路的其他實施方式的示意圖。 6B and 6C respectively illustrate schematic diagrams of other implementations of the shunt circuit in the switching device according to the embodiment of the present invention.

圖7A繪示圖6A實施方式的分流電路的一實施方式的動作波形圖。 FIG. 7A shows an operation waveform diagram of an embodiment of the shunt circuit of the embodiment of FIG. 6A.

圖7B繪示圖6A實施方式的分流電路的另一實施方式的動作波形圖。 FIG. 7B illustrates an operation waveform diagram of another embodiment of the shunt circuit of the embodiment in FIG. 6A.

圖8A以及圖8B分別繪示本發明實施例的開關裝置中的分流電路的其他實施方式的示意圖。 8A and 8B are schematic diagrams of other implementations of the shunt circuit in the switching device according to the embodiment of the present invention.

圖9繪示本發明另一實施例的開關裝置的示意圖。 FIG. 9 is a schematic diagram of a switch device according to another embodiment of the present invention.

請參照圖1及圖2,圖1及圖2繪示本發明一實施例的開關裝置101及102的示意圖。 Please refer to FIGS. 1 and 2 , which are schematic diagrams of switch devices 101 and 102 according to an embodiment of the present invention.

在一實施例中,如圖1所示,開關裝置101包括第一電路SH1以及開關SW3。第一電路SH1的第一端A1及第二端A2耦接在第一終端E1與第二終端E2間所形成的電流路徑上。在本實施例中,第一電路SH1的第一端A1耦接至第一終端E1,第二端A2耦接至第二終端E2。在本實施例中,開關SW3的第一端B1耦接於第一終端E1及第一電路SH1的第一端A1,開關SW3的第二端B2耦接於第三終端E3。在另一實施例中,如圖2所示,開關SW3的第一端B1亦可耦接於第一電路SH1的第二端A2及 第二終端E2。在上述實施例中,開關SW3根據控制訊號VC3以被導通或截止。在進一步的實施例中,開關SW3可包含電晶體T3,且電晶體T3的控制端用以接收控制訊號VC3。 In one embodiment, as shown in FIG. 1 , the switching device 101 includes a first circuit SH1 and a switch SW3. The first terminal A1 and the second terminal A2 of the first circuit SH1 are coupled to the current path formed between the first terminal E1 and the second terminal E2. In this embodiment, the first terminal A1 of the first circuit SH1 is coupled to the first terminal E1, and the second terminal A2 is coupled to the second terminal E2. In this embodiment, the first terminal B1 of the switch SW3 is coupled to the first terminal E1 and the first terminal A1 of the first circuit SH1, and the second terminal B2 of the switch SW3 is coupled to the third terminal E3. In another embodiment, as shown in FIG. 2 , the first terminal B1 of the switch SW3 can also be coupled to the second terminal A2 of the first circuit SH1 and Second terminal E2. In the above embodiment, the switch SW3 is turned on or off according to the control signal VC3. In a further embodiment, the switch SW3 may include a transistor T3, and the control end of the transistor T3 is used to receive the control signal VC3.

在以上描述中,第一電路SH1可用來在第一終端E1與第二終端E2之間進行訊號切換,開關SW3可用於分流動作,舉例而言,當第一電路SH1截止使得訊號不在第一終端E1與第二終端E2之間傳送時,開關SW3導通。惟本發明不限於此,在其他實施例中,開關SW3可用以在第一終端E1與第二終端E2之間進行訊號切換,第一電路SH1可為分流電路,其可在導通時用以執行分流動作。 In the above description, the first circuit SH1 can be used to switch signals between the first terminal E1 and the second terminal E2, and the switch SW3 can be used for shunting. For example, when the first circuit SH1 is turned off so that the signal is not at the first terminal When transmitting between E1 and the second terminal E2, the switch SW3 is turned on. However, the present invention is not limited to this. In other embodiments, the switch SW3 can be used to switch signals between the first terminal E1 and the second terminal E2. The first circuit SH1 can be a shunt circuit, which can be used to perform when turned on. Diversion action.

以下請參照圖3及圖4,其繪示本發明另一實施例的開關裝置的示意圖。開關裝置301包括第一分流電路SH1以及開關SW3。開關SW3的第一端B1耦接於第一終端E1,第二端B2耦接於第二終端E2。在本實施例中,分流電路SH1的第一端A1耦接於第一終端E1及開關SW3的第一端B1(如圖3所示),或耦接於第二終端E2及開關SW3的第二端B2(如圖4所示)。 Please refer to FIG. 3 and FIG. 4 below, which illustrate a schematic diagram of a switch device according to another embodiment of the present invention. The switching device 301 includes a first shunt circuit SH1 and a switch SW3. The first terminal B1 of the switch SW3 is coupled to the first terminal E1, and the second terminal B2 is coupled to the second terminal E2. In this embodiment, the first terminal A1 of the shunt circuit SH1 is coupled to the first terminal E1 and the first terminal B1 of the switch SW3 (as shown in FIG. 3 ), or is coupled to the second terminal E2 and the third terminal of the switch SW3. Two terminals B2 (as shown in Figure 4).

在一實施例中,第一終端E1及第二終端E2可為訊號收發端,用以接收或發送訊號。第三終端E3可是參考電壓端,用以接收參考電壓,例如接地。 In one embodiment, the first terminal E1 and the second terminal E2 may be signal transceivers for receiving or transmitting signals. The third terminal E3 can be a reference voltage terminal for receiving the reference voltage, such as ground.

在一實施例中,請參考圖1-4,第一電路SH1包括開關SW1及開關SW2。開關SW1的第一端耦接於第一電路SH1的第一端A1,開關SW1的第二端耦接於第一電路SH1的第二端A2。 開關SW2與開關SW1並聯耦接。開關SW1、SW2分別根據控制訊號VC1及VC2以被導通或截止。進一步講,開關SW1及SW2可分別包含電晶體T1及T2。電晶體T1及T2的第一端相互耦接,電晶體T1及T2的第二端相互耦接。電晶體T1及T2的控制端分別接收控制訊號VC1及VC2。在一實施例中,電晶體T1、T2的類型相同。例如,電晶體T1、T2可皆為N型電晶體,或可皆為P型電晶體。舉例而言,在N型電晶體的情形中,電晶體T1~T2的第一端為汲極,第二端為源極,控制端為閘極。在本實施例中,使用相同類型的電晶體T1及T2可在不明顯增加製作流程及成本的情況下,改善切換速度。 In one embodiment, please refer to FIGS. 1-4 , the first circuit SH1 includes a switch SW1 and a switch SW2. The first terminal of the switch SW1 is coupled to the first terminal A1 of the first circuit SH1, and the second terminal of the switch SW1 is coupled to the second terminal A2 of the first circuit SH1. The switch SW2 and the switch SW1 are coupled in parallel. The switches SW1 and SW2 are turned on or off according to the control signals VC1 and VC2 respectively. Furthermore, the switches SW1 and SW2 may include transistors T1 and T2 respectively. The first terminals of the transistors T1 and T2 are coupled to each other, and the second terminals of the transistors T1 and T2 are coupled to each other. The control terminals of transistors T1 and T2 receive control signals VC1 and VC2 respectively. In one embodiment, transistors T1 and T2 are of the same type. For example, the transistors T1 and T2 may both be N-type transistors, or both may be P-type transistors. For example, in the case of N-type transistors, the first terminal of the transistors T1 to T2 is the drain, the second terminal is the source, and the control terminal is the gate. In this embodiment, using the same type of transistors T1 and T2 can improve the switching speed without significantly increasing the manufacturing process and cost.

在一實施例中,在進行訊號傳送的正常模式中,開關SW1與開關SW3的導通狀態可不同,例如,當開關SW1導通時,開關SW3可截止,當開關SW1截止時,開關SW3可導通。進一步講,在正常模式中,開關SW1及SW3可分別根據控制訊號VC1及VC3在導通與截止之間切換。如圖1-2所示,當開關SW1導通時,訊號可在第一終端E1與第二終端E2之間傳送,當開關SW1截止時,開關SW3可導通以執行分流。或者,如圖3-4所示,當開關SW3導通時,訊號可在第一終端E1與第二終端E2之間傳送,當開關SW3截止時,開關SW1導通,使得分流電路SH1可導通以執行分流。 In one embodiment, in the normal mode of signal transmission, the conduction states of the switch SW1 and the switch SW3 may be different. For example, when the switch SW1 is on, the switch SW3 may be off, and when the switch SW1 is off, the switch SW3 may be on. Furthermore, in the normal mode, the switches SW1 and SW3 can be switched between on and off according to the control signals VC1 and VC3 respectively. As shown in Figure 1-2, when the switch SW1 is turned on, the signal can be transmitted between the first terminal E1 and the second terminal E2. When the switch SW1 is turned off, the switch SW3 can be turned on to perform branching. Or, as shown in Figure 3-4, when the switch SW3 is turned on, the signal can be transmitted between the first terminal E1 and the second terminal E2. When the switch SW3 is turned off, the switch SW1 is turned on, so that the shunt circuit SH1 can be turned on to execute Diversion.

在一實施例中,當開關裝置101或102接收突波電壓或突波電流時,例如發生靜電放電時,開關裝置101或102可進入 突波保護模式。在突波保護模式中,開關SW2可根據控制訊號VC2以被導通,用以輔助宣洩突波電流。進一步講,在突波保護模式中,開關SW1及開關SW3也可導通,以宣洩突波電流。進一步講,在突波保護模式中,開關SW1的電晶體T1、開關SW2的電晶體T2、及開關SW3的電晶體T3皆可導通,以宣洩突波電流。在本實施例中,相較於僅設置開關SW1及SW3的電路,開關SW2的電晶體T2可在突波保護模式中增加宣洩突波電流的能力。 In one embodiment, when the switching device 101 or 102 receives a surge voltage or a surge current, such as when an electrostatic discharge occurs, the switching device 101 or 102 can enter Surge protection mode. In the surge protection mode, the switch SW2 can be turned on according to the control signal VC2 to assist in discharging the surge current. Furthermore, in the surge protection mode, the switch SW1 and the switch SW3 can also be turned on to discharge the surge current. Furthermore, in the surge protection mode, the transistor T1 of the switch SW1, the transistor T2 of the switch SW2, and the transistor T3 of the switch SW3 can all be turned on to discharge the surge current. In this embodiment, compared with a circuit in which only switches SW1 and SW3 are provided, the transistor T2 of switch SW2 can increase the ability to discharge surge current in the surge protection mode.

特別地,在第一實施例中,開關SW2的電晶體T2在正常模式中可維持截止(圖未示),電晶體T1及T3可在導通與截止之間切換,用以切換訊號的傳送。在此實施例中,電晶體T2的尺寸可大於、小於、或者等於電晶體T1的尺寸,用以輔助宣洩突波電流。或者,在第二實施例中,電晶體T2在正常模式中在導通與截止之間切換,電晶體T2的尺寸可小於電晶體T1的尺寸,用來改善電晶體T1的切換速度。需注意,在第一及第二實施例中,如上所述,當例如發生靜電放電而進入突波保護模式中時,電晶體T2導通。 In particular, in the first embodiment, the transistor T2 of the switch SW2 can remain off in the normal mode (not shown), and the transistors T1 and T3 can be switched between on and off to switch signal transmission. In this embodiment, the size of the transistor T2 may be larger than, smaller than, or equal to the size of the transistor T1 to assist in dissipating the surge current. Alternatively, in the second embodiment, the transistor T2 switches between on and off in the normal mode, and the size of the transistor T2 can be smaller than the size of the transistor T1 to improve the switching speed of the transistor T1. It should be noted that in the first and second embodiments, as mentioned above, when, for example, electrostatic discharge occurs and the surge protection mode is entered, the transistor T2 is turned on.

以下以圖3為例進一步說明第二實施例中電晶體T2的動作。 The following takes FIG. 3 as an example to further describe the operation of the transistor T2 in the second embodiment.

在此可同步參照圖3、圖5A及圖5B,其中圖5A及圖5B繪示本發明實施例的開關裝置中,分流電路SH1的控制訊號VC1及VC2的一實施方式的波形圖。 Reference may be made simultaneously to FIG. 3 , FIG. 5A and FIG. 5B , wherein FIG. 5A and FIG. 5B illustrate an implementation waveform diagram of the control signals VC1 and VC2 of the shunt circuit SH1 in the switching device according to the embodiment of the present invention.

在圖5A中,在第一期間tP1,電晶體T1可根據具有相對高準位的控制訊號VC1而維持為被導通,並在第二期間tP2中,電晶體T1可根據具有相對低準位的控制訊號VC1而維持為被截止。在第一期間tP1的起始點,電晶體T1由截止變更為導通,電晶體T2可根據控制訊號VC2上的一高電壓脈波而在定電位期間△t1被導通。在第二期間tP2的起始點,電晶體T1由導通變更為截止,電晶體T2可根據控制訊號VC2的另一高電壓脈波而在定電位期間△t2被導通。在定電位期間△t1、△t2中,電晶體T2被導通,從而將電晶體T1的兩端設定為相同的電壓值。在本實施例中,由於電晶體T2的尺寸小於電晶體T1的尺寸,因此相較於電晶體T1,電晶體T2可具有更快的切換速度。透過電晶體T2快速的導通動作將電晶體T1的兩端設定為相同的電壓值,可以使得電晶體T1的閘極-源極電壓、閘極-汲極電壓快速的達成期望值,從而使得電晶體T1快速的進入導通或截止狀態。因此,透過電晶體T2可提升電晶體T1在導通與截止間的切換速度。 In FIG. 5A, during the first period tP1, the transistor T1 can be maintained to be turned on according to the control signal VC1 with a relatively high level, and in the second period tP2, the transistor T1 can be maintained according to the control signal VC1 with a relatively low level. The control signal VC1 remains cut off. At the starting point of the first period tP1, the transistor T1 changes from off to on, and the transistor T2 can be turned on during the constant potential period Δt1 according to a high voltage pulse on the control signal VC2. At the starting point of the second period tP2, the transistor T1 changes from on to off, and the transistor T2 can be turned on during the constant potential period Δt2 according to another high voltage pulse wave of the control signal VC2. During the constant potential periods Δt1 and Δt2, the transistor T2 is turned on, thereby setting both ends of the transistor T1 to the same voltage value. In this embodiment, since the size of the transistor T2 is smaller than the size of the transistor T1, the transistor T2 can have a faster switching speed than the transistor T1. By setting the two ends of the transistor T1 to the same voltage value through the rapid conduction action of the transistor T2, the gate-source voltage and gate-drain voltage of the transistor T1 can quickly reach the desired value, thereby making the transistor T1 T1 quickly enters the on or off state. Therefore, the switching speed of the transistor T1 between on and off can be increased through the transistor T2.

在圖5B中,電晶體T1的動作與圖5A的繪示內容類似,在此不加贅述。差別在於,在第一期間tP1的起始點之前(開始前)的一定電位期間△t1,控制訊號VC2可先被拉高使電晶體T2導通,維持定電位期間△t1的時間長度。接著,在第一期間tP1中,控制訊號VC2的電壓值維持高準位,使電晶體T2持續被導通。從第二期間tP2的起始點開始,電晶體T1由導通變更為截止,且在一定電位期間△t2,控制訊號VC2的電壓值維持為高準位,使電 晶體T2維持被導通,直到定電位期間△t2結束,控制訊號VC2的電壓值被拉低,以使電晶體T2被截止。在定電位期間△t1、△t2,電晶體T2被導通,從而將電晶體T1的兩端設定為相同的電壓值。請參考圖3,在第一期間tP1中,電晶體T1、T2可同時被導通,並可同步執行分流動作。在5B所示的實施例中,定電位期間△t1的起始點早於第一期間tP1的起始點,定電位期間△t2的起始點與第二期間tP2的起始點重疊。 In FIG. 5B , the operation of the transistor T1 is similar to that shown in FIG. 5A , and will not be described again. The difference is that during the certain potential period Δt1 before the starting point of the first period tP1 (before the start), the control signal VC2 can be pulled high first to turn on the transistor T2 and maintain the constant potential period Δt1 for the length of time. Then, during the first period tP1, the voltage value of the control signal VC2 maintains a high level, so that the transistor T2 continues to be turned on. Starting from the starting point of the second period tP2, the transistor T1 changes from on to off, and during a certain potential period Δt2, the voltage value of the control signal VC2 is maintained at a high level, causing the current The transistor T2 remains turned on until the constant potential period Δt2 ends, and the voltage value of the control signal VC2 is pulled down, so that the transistor T2 is turned off. During the constant potential periods Δt1 and Δt2, the transistor T2 is turned on, thereby setting both ends of the transistor T1 to the same voltage value. Please refer to Figure 3. During the first period tP1, the transistors T1 and T2 can be turned on at the same time and can perform the shunting action synchronously. In the embodiment shown in 5B, the starting point of the constant potential period Δt1 is earlier than the starting point of the first period tP1, and the starting point of the constant potential period Δt2 overlaps with the starting point of the second period tP2.

圖5A及圖5B繪示第二實施例中,電晶體T1及T2在正常模式下的狀態。在第一期間tP1及/或第二期間tP2,可發生靜電放電,開關裝置可進入突波保護模式,電晶體T1、T2及T3三者可同時導通,以宣洩突波電流。 5A and 5B illustrate the states of transistors T1 and T2 in the normal mode in the second embodiment. During the first period tP1 and/or the second period tP2, electrostatic discharge may occur, the switching device may enter the surge protection mode, and the three transistors T1, T2, and T3 may be turned on at the same time to discharge the surge current.

在上述實施例中,定電位期間△t1的時間長度小於第一期間tP1的時間長度,且定電位期間△t2的時間長度小於第二期間tP2的時間長度。在進一步的實施例中,電晶體T2可只在定電位期間△t1、△t2的其中之任一被導通,本發明對此不作限制。 In the above embodiment, the time length of the constant potential period Δt1 is less than the time length of the first period tP1, and the time length of the constant potential period Δt2 is less than the time length of the second period tP2. In further embodiments, the transistor T2 may be turned on only during any one of the constant potential periods Δt1 and Δt2, and the present invention is not limited to this.

以下請參照圖6A-6C,圖6A-6C繪示本發明實施例的開關裝置中的分流電路600的實施方式的示意圖。分流電路600包括開關SW1、SW2、及SW4。開關SW1、SW2、及SW4相互並聯於分流電路600的第一端A1以及第二端A2間。開關SW1、SW2、及SW4可分別包含由電晶體T1、T2、及T4。電晶體T1、T2、及T4的第一端共同耦接至分流電路600的第一端A1,電晶體T1、T2、及T4的第二端共同耦接至分流電路600的第二端A2, 電晶體T1、T2、及T4的控制端分別接收控制信號VC1、VC2、及VC4。電晶體T1、T2、及T4分別根據控制信號VC1、VC2、及VC4以被導通或截止。 Please refer to FIGS. 6A-6C below. FIGS. 6A-6C are schematic diagrams of implementations of the shunt circuit 600 in the switching device according to the embodiment of the present invention. The shunt circuit 600 includes switches SW1, SW2, and SW4. The switches SW1, SW2, and SW4 are connected in parallel between the first terminal A1 and the second terminal A2 of the shunt circuit 600. The switches SW1, SW2, and SW4 may include transistors T1, T2, and T4, respectively. The first terminals of the transistors T1, T2, and T4 are jointly coupled to the first terminal A1 of the shunt circuit 600, and the second terminals of the transistors T1, T2, and T4 are jointly coupled to the second terminal A2 of the shunt circuit 600. The control terminals of transistors T1, T2, and T4 receive control signals VC1, VC2, and VC4 respectively. The transistors T1, T2, and T4 are turned on or off according to the control signals VC1, VC2, and VC4 respectively.

特別地,在第三實施例中,在正常模式中,電晶體T1可在導通與截止之間切換,用以切換訊號的傳送,電晶體T2在導通與截止之間切換,用來改善電晶體T1的切換速度,電晶體T4可維持截止(圖未示)。當例如發生靜電放電而進入突波保護模式中時,電晶體T4導通,用以宣洩突波電流。進一步講,在突波保護模式中,電晶體T1-T4可皆導通,用以宣洩突波電流。在本實施例中,電晶體T2的尺寸可小於電晶體T1的尺寸。 In particular, in the third embodiment, in the normal mode, the transistor T1 can be switched between on and off to switch signal transmission, and the transistor T2 can be switched between on and off to improve the transistor. At the switching speed of T1, transistor T4 can remain off (not shown). When, for example, electrostatic discharge occurs and the device enters the surge protection mode, the transistor T4 is turned on to discharge the surge current. Furthermore, in the surge protection mode, the transistors T1-T4 can all be turned on to discharge the surge current. In this embodiment, the size of the transistor T2 may be smaller than the size of the transistor T1.

關於本實施方式的動作細節,可以同步參照圖6A、圖7A、及圖7B,其中圖7A及7B繪示圖6A實施方式的分流電路600的一實施方式的動作波形圖。在本實施例中,在正常模式中,電晶體T1及T2的時序動作類似於圖5A及5B,在此不加贅述。差別在於,相較於圖5A及5B,還設置開關SW4,其包含電晶體T4,在如圖7A及7B所示的正常模式中,不論是在第一期間tP1或是在第二期間tP2,電晶體T4根據恆為低電壓的控制訊號VC4而維持為截止的狀態。另一方面,在第一期間tP1及/或第二期間tP2,可發生靜電放電,開關裝置進入突波保護模式,電晶體T1、T2及T4三者可同時導通,以宣洩突波電流。 Regarding the operation details of this embodiment, reference can be made simultaneously to FIG. 6A , FIG. 7A , and FIG. 7B , wherein FIGS. 7A and 7B illustrate an operation waveform diagram of an embodiment of the shunt circuit 600 in the embodiment of FIG. 6A . In this embodiment, in the normal mode, the timing actions of the transistors T1 and T2 are similar to those shown in FIGS. 5A and 5B and will not be described again. The difference is that compared to Figures 5A and 5B, a switch SW4 is also provided, which includes a transistor T4. In the normal mode as shown in Figures 7A and 7B, whether in the first period tP1 or the second period tP2, The transistor T4 is maintained in an off state according to the control signal VC4 which is always at a low voltage. On the other hand, during the first period tP1 and/or the second period tP2, electrostatic discharge may occur, the switching device enters the surge protection mode, and the three transistors T1, T2, and T4 may be turned on at the same time to discharge the surge current.

在一些實施例中,電晶體T2的尺寸可小於電晶體T1的尺寸,因此相較於電晶體T1,電晶體T2可具有更快的切換速度。 透過電晶體T2快速的導通動作可使電晶體T1快速的進入導通或截止狀態。因此,透過電晶體T2可提升電晶體T1在導通與截止間的切換速度。在進一步的實施例中,電晶體T4的尺寸可大於電晶體T1的尺寸,故在突波保護模式中,電晶體T4可提供較大的電流宣洩能力,從而提高開關裝置的可靠性。然而,本發明對此不加以限制,在其他實施例中,電晶體T4的尺寸亦可視空間大小等因素而選擇為等於或小於電晶體T1的尺寸。在此情形中,由於電晶體T1、T2、及T4在突波保護模式中可皆導通,因此T4可提供輔助的電流宣洩能力,且不會造成明顯的成本增加。 In some embodiments, the size of the transistor T2 may be smaller than the size of the transistor T1 , so the transistor T2 may have a faster switching speed compared to the transistor T1 . Through the rapid conduction action of the transistor T2, the transistor T1 can quickly enter the conduction or cutoff state. Therefore, the switching speed of the transistor T1 between on and off can be increased through the transistor T2. In further embodiments, the size of the transistor T4 can be larger than the size of the transistor T1 . Therefore, in the surge protection mode, the transistor T4 can provide a larger current dissipation capability, thereby improving the reliability of the switching device. However, the present invention is not limited to this. In other embodiments, the size of the transistor T4 may also be selected to be equal to or smaller than the size of the transistor T1 depending on factors such as space size. In this case, since transistors T1, T2, and T4 can all be turned on in the surge protection mode, T4 can provide auxiliary current dissipation capability without causing significant cost increase.

請參照圖6B以及圖6C,圖6B以及圖6C分別繪示本發明實施例的開關裝置中的分流電路600的其他實施方式的示意圖。 Please refer to FIGS. 6B and 6C , which respectively illustrate schematic diagrams of other implementations of the shunt circuit 600 in the switching device according to the embodiment of the present invention.

在圖6B中,分流電路601包括由電晶體T1、T2、T4以及電阻R1、R2、R4。電晶體T1、T2、T4的第一端相互耦接至分流電路的第一端A1,電晶體T1、T2、T4的第二端相互耦接至分流電路的第二端A2。電晶體T1、T2、T4的控制端分別耦接至電阻R1、R2、R4的一端,電阻R1、R2、R4的另一端則分別接收控制信號VC1、VC2、VC4。此外,電晶體T1、T2、T4分別具有各自的基底,且這些基底經由導線相互耦接。電晶體T1、T2、T4各自的基底可透過共同的電阻RB接收基底電壓VB。 In FIG. 6B , the shunt circuit 601 includes transistors T1, T2, and T4 and resistors R1, R2, and R4. The first terminals of the transistors T1, T2, and T4 are coupled to each other to the first terminal A1 of the shunt circuit, and the second terminals of the transistors T1, T2, and T4 are coupled to each other to the second terminal A2 of the shunt circuit. The control terminals of the transistors T1, T2, and T4 are respectively coupled to one terminal of the resistors R1, R2, and R4. The other terminals of the resistors R1, R2, and R4 receive the control signals VC1, VC2, and VC4 respectively. In addition, the transistors T1, T2, and T4 respectively have respective substrates, and these substrates are coupled to each other through wires. The respective substrates of the transistors T1, T2, and T4 can receive the substrate voltage VB through the common resistor RB.

在圖6C中,電晶體T1、T2、T4可以共用相同的基底。舉例而言,分流電路602可包含一多閘極電晶體TA。多閘極電晶體TA的多個閘極分別耦接至電阻R1、R2、R4,並分別透過電阻 R1、R2、R4接收控制訊號VC1、VC2、VC4。多閘極電晶體TA的第一端耦接至分流電路602的第一端A1,多閘極電晶體TA的第二端則耦接至分流電路602的第二端A2。多閘極電晶體TA的基底透過電阻RB以接收基底電壓VB。 In FIG. 6C, the transistors T1, T2, and T4 may share the same substrate. For example, the shunt circuit 602 may include a multi-gate transistor TA. The multiple gates of the multi-gate transistor TA are respectively coupled to resistors R1, R2, and R4, and are respectively connected through the resistors R1, R2, and R4. R1, R2, and R4 receive control signals VC1, VC2, and VC4. The first terminal of the multi-gate transistor TA is coupled to the first terminal A1 of the shunt circuit 602 , and the second terminal of the multi-gate transistor TA is coupled to the second terminal A2 of the shunt circuit 602 . The base of the multi-gate transistor TA receives the base voltage VB through the resistor RB.

在一些實施方式中,電晶體T1、T2、T4可以皆為N型電晶體,或也可以皆為P型電晶體。舉例而言,在N型電晶體的情形中,電晶體T1、T2、T4的第一端可分別為汲極,第二端可分別為源極,控制端可分別為閘極。請參照圖8A以及圖8B,圖8A以及圖8B分別繪示本發明實施例的開關裝置中的分流電路801、802的其他實施方式的示意圖。 In some implementations, the transistors T1, T2, and T4 may all be N-type transistors, or they may all be P-type transistors. For example, in the case of N-type transistors, the first terminals of the transistors T1, T2, and T4 may be drain electrodes, the second terminals may be source electrodes, and the control terminals may be gate electrodes respectively. Please refer to FIGS. 8A and 8B , which respectively illustrate schematic diagrams of other implementations of the shunt circuits 801 and 802 in the switching device according to the embodiment of the present invention.

在圖8A中,分流電路801包括開關810-1以及開關820-1,開關810-1以及開關820-1相互並聯耦接。進一步講,開關810-1包括多個電晶體T11~T1N,開關820-1則包括多個電晶體T21~T2M,其中N及M為大於1的整數。在開關810-1中,電晶體T11~T1N依序串接在第一端A1以及第二端A2間。在開關820-1中,電晶體T21~T2M依序串接在第一端A1以及第二端A2間。在本實施例中,電晶體T11~T1N的數量可與電晶體T21~T2M的數量可相等,亦即N=M。惟本發明不限於此,在其他實施例中,N亦可不同於M。舉例而言,在圖8B中,開關810-2包括電晶體T11~T13,開關820-2則包括電晶體T21、T22。亦即,N=3,且M=2。 In FIG. 8A , the shunt circuit 801 includes a switch 810-1 and a switch 820-1, and the switch 810-1 and the switch 820-1 are coupled to each other in parallel. Furthermore, the switch 810-1 includes a plurality of transistors T11~T1N, and the switch 820-1 includes a plurality of transistors T21~T2M, where N and M are integers greater than 1. In the switch 810-1, the transistors T11~T1N are connected in series between the first terminal A1 and the second terminal A2. In the switch 820-1, the transistors T21~T2M are connected in series between the first terminal A1 and the second terminal A2. In this embodiment, the number of transistors T11 to T1N may be equal to the number of transistors T21 to T2M, that is, N=M. However, the present invention is not limited thereto. In other embodiments, N may also be different from M. For example, in FIG. 8B , the switch 810-2 includes transistors T11 to T13, and the switch 820-2 includes transistors T21 and T22. That is, N=3, and M=2.

在一些實施例中,電晶體T11~T1N的控制端可以接收相 同的一控制訊號VC1,以同時被導通或被截止。電晶體T21~T2M的控制端可以接收相同的另一控制訊號VC2,以同時被導通或被截止。在本實施例中,開關810-1的導通與截止動作與圖1至圖4實施例中的開關SW1的導通與截止動作類似,開關820-1的導通與截止動作與圖1至圖4實施例中的開關SW2的導通與截止動作類似,在此恕不多贅述。在本實施例中,電晶體T11~T1N可以是相同類型的電晶體,例如,N型電晶體。電晶體T21~T2M可以是相同類型的電晶體,例如,N型電晶體。 In some embodiments, the control terminals of transistors T11~T1N can receive phase The same control signal VC1 can be turned on or off at the same time. The control terminals of the transistors T21 ~ T2M can receive the same another control signal VC2 to be turned on or off at the same time. In this embodiment, the on and off actions of switch 810-1 are similar to the on and off actions of switch SW1 in the embodiment of Figures 1 to 4, and the on and off actions of switch 820-1 are similar to those of Figures 1 to 4. The turn-on and turn-off actions of switch SW2 in the example are similar and will not be described in detail here. In this embodiment, the transistors T11 to T1N may be the same type of transistors, for example, N-type transistors. The transistors T21~T2M may be the same type of transistors, for example, N-type transistors.

請參照圖9,圖9繪示本發明另一實施例的開關裝置的示意圖。開關裝置900包括分流電路SH1、SH2、開關SW1A以及SW1B。分流電路SH1的一端耦接第一終端E1,另一端耦接至第三終端E3。開關SW1A的一端耦接第一終端E1,另一端耦接共用終端EC。開關SW1B的一端耦接共用終端EC,另一端耦接第二終端E2。分流電路SH2的一端耦接第二終端E2,另一端耦接至第四終端E4。分流電路SH1、SH2可採用前述多個實施例的任一分流電路來實施。分流電路SH1以及SH2的電路架構可相同或不同,本發明對此不作限制。 Please refer to FIG. 9 , which is a schematic diagram of a switch device according to another embodiment of the present invention. The switching device 900 includes shunt circuits SH1 and SH2, and switches SW1A and SW1B. One end of the shunt circuit SH1 is coupled to the first terminal E1, and the other end is coupled to the third terminal E3. One end of the switch SW1A is coupled to the first terminal E1, and the other end is coupled to the common terminal EC. One end of the switch SW1B is coupled to the common terminal EC, and the other end is coupled to the second terminal E2. One end of the shunt circuit SH2 is coupled to the second terminal E2, and the other end is coupled to the fourth terminal E4. The shunt circuits SH1 and SH2 can be implemented using any of the shunt circuits in the aforementioned embodiments. The circuit structures of the shunt circuits SH1 and SH2 may be the same or different, and the present invention does not limit this.

在本實施例中,第一終端E1、第二終端E2以及共用終端EC為訊號收發端,第三終端E3以及第四終端E4則為參考電壓端,例如接地。進一步講,開關SW1A可包含電晶體T1A,開關SW1B可包含電晶體T1B。開關SW1A、SW1B分別根據控制訊號VC1A、VC1B以被導通或截止。 In this embodiment, the first terminal E1, the second terminal E2 and the common terminal EC are signal transceiver terminals, and the third terminal E3 and the fourth terminal E4 are reference voltage terminals, such as ground. Furthermore, the switch SW1A may include a transistor T1A, and the switch SW1B may include a transistor T1B. The switches SW1A and SW1B are turned on or off according to the control signals VC1A and VC1B respectively.

在正常模式中,開關SW1A、SW1B的導通或截止狀態可相反。舉例而言,在正常模式中,當開關SW1A被導通時,分流電路SH1不執行電流分流動作。此時,開關SW1B可截止,分流電路SH2被啟動以執行電流分流動作。當開關SW1A被截止時,分流電路SH1被啟動以執行電流分流動作。此時,開關SW1B可導通,分流電路SH2不執行電流分流動作。 In the normal mode, the on or off states of switches SW1A and SW1B can be reversed. For example, in the normal mode, when the switch SW1A is turned on, the shunt circuit SH1 does not perform current shunting action. At this time, the switch SW1B can be turned off, and the shunt circuit SH2 is activated to perform the current shunting action. When the switch SW1A is turned off, the shunt circuit SH1 is activated to perform a current shunting action. At this time, the switch SW1B can be turned on, and the shunt circuit SH2 does not perform current shunting action.

在突波保護模式中,分流電路SH1、SH2的至少其中之一可被啟動,並用以宣洩突波電流。進一步講,開關SW1A、SW1B至少其中之一可被啟動,並用以宣洩突波電流。 In the surge protection mode, at least one of the shunt circuits SH1 and SH2 can be activated and used to discharge the surge current. Furthermore, at least one of the switches SW1A and SW1B can be activated and used to discharge the surge current.

綜上所述,本發明在開關裝置中設置第一開關及第二開關。在正常模式中,第一開關可用於訊號傳送的切換,第二開關可用以改善第一開關的切換速度。在突波保護模式中,第二開關可用以輔助宣洩突波電流。進一步講,本發明在開關裝置中設置第一開關、第二開關、第四開關。在正常模式中,第一開關可用於訊號傳送的切換,第二開關可用以改善第一開關的切換速度,第四開關截止。在突波保護模式中,第二開關及第四開關可用以輔助宣洩突波電流。本發明的開關裝置可提升開關裝置的切換速度,及/或可加強突波電流的宣洩能力。 To sum up, the present invention provides a first switch and a second switch in the switch device. In the normal mode, the first switch can be used for switching signal transmission, and the second switch can be used to improve the switching speed of the first switch. In surge protection mode, the second switch can be used to assist in venting surge current. Furthermore, in the present invention, a first switch, a second switch and a fourth switch are provided in the switch device. In the normal mode, the first switch can be used to switch signal transmission, the second switch can be used to improve the switching speed of the first switch, and the fourth switch is turned off. In the surge protection mode, the second switch and the fourth switch can be used to assist in venting the surge current. The switching device of the present invention can increase the switching speed of the switching device, and/or can enhance the discharge capability of surge current.

301:開關裝置 301: Switching device

A1、A2、B1、B2:端 A1, A2, B1, B2: terminal

E1、E2、E3:終端 E1, E2, E3: terminal

SH1:第一電路 SH1: first circuit

SW1、SW2、SW3:開關 SW1, SW2, SW3: switch

T1~T3:電晶體 T1~T3: transistor

VC1~VC3:控制訊號 VC1~VC3: control signal

Claims (19)

一種開關裝置,包括:一第一電路,該第一電路的一第一端耦接在一第一終端與一第二終端之間,該第一電路的一第二端耦接在該第一終端與該第二終端之間,或耦接一第三終端,該第一電路包括:一第一開關,該第一開關的第一端耦接該第一電路的該第一端,該第一開關的第二端耦接該第一電路的該第二端,該第一開關根據一第一控制訊號以被導通或截止;以及一第二開關,與該第一開關並聯,根據一第二控制訊號以被導通或截止,其中,該第一開關與該第二開關包含同類型的電晶體,其中,在一突波保護模式中,該第二開關被導通以宣洩一突波電流,其中,該第一電路的該第一端耦接在該第一終端與該第二終端之間,且該第一電路的該第二端耦接於該第三終端;其中該開關裝置更包括:一第三開關,該第三開關的第一端耦接於該第一終端,該第三開關的第二端耦接於該第二終端,且該第三開關根據一第三控制訊號以被導通或截止,其中,該第一終端與該第二終端為訊號收發端,該第三終端為參考電壓端,在一正常模式中,該第三開關與該第一開關的導通狀態不同。 A switching device includes: a first circuit, a first terminal of the first circuit is coupled between a first terminal and a second terminal, and a second terminal of the first circuit is coupled to the first terminal. Between the terminal and the second terminal, or coupled to a third terminal, the first circuit includes: a first switch, the first end of the first switch is coupled to the first end of the first circuit, and the first end of the first switch is coupled to the first end of the first circuit. The second end of a switch is coupled to the second end of the first circuit, the first switch is turned on or off according to a first control signal; and a second switch is connected in parallel with the first switch, according to a first control signal. The two control signals are turned on or off, wherein the first switch and the second switch include the same type of transistor, and wherein, in a surge protection mode, the second switch is turned on to discharge a surge current, Wherein, the first end of the first circuit is coupled between the first terminal and the second terminal, and the second end of the first circuit is coupled to the third terminal; wherein the switching device further includes : a third switch, the first end of the third switch is coupled to the first terminal, the second end of the third switch is coupled to the second terminal, and the third switch is configured according to a third control signal. is turned on or off, where the first terminal and the second terminal are signal transceiver terminals, the third terminal is a reference voltage terminal, and in a normal mode, the conduction states of the third switch and the first switch are different. 如請求項1所述的開關裝置,其中在該正常模式中,當該第一開關導通時,該第三開關為截止,當該第一開關為截止時,該第三開關為導通。 The switching device of claim 1, wherein in the normal mode, when the first switch is turned on, the third switch is turned off, and when the first switch is turned off, the third switch is turned on. 如請求項1所述的開關裝置,其中該第一開關包含一第一電晶體,該第二開關包含一第二電晶體,該第一電晶體與該第二電晶體的第一端相互耦接,該第一電晶體與該第二電晶體的第二端相互耦接,該第一電晶體與該第二電晶體的控制端分別接收該第一控制訊號以及該第二控制訊號,該第一電晶體與該第二電晶體的類型相同,其中該第三開關包含一第三電晶體,其中該第一電路為一第一分流電路。 The switching device of claim 1, wherein the first switch includes a first transistor, the second switch includes a second transistor, and the first terminal of the first transistor and the second transistor are coupled to each other. The second terminals of the first transistor and the second transistor are coupled to each other, and the control terminals of the first transistor and the second transistor respectively receive the first control signal and the second control signal. The first transistor is of the same type as the second transistor, the third switch includes a third transistor, and the first circuit is a first shunt circuit. 如請求項3所述的開關裝置,其中當該第一電晶體在導通與截止間切換時,該第二電晶體被導通,以設定該第一電晶體的第一端與第二端上的電壓,其中該第二電晶體的尺寸小於該第一電晶體的尺寸。 The switching device of claim 3, wherein when the first transistor is switched between on and off, the second transistor is turned on to set the first terminal and the second terminal of the first transistor. voltage, wherein the size of the second transistor is smaller than the size of the first transistor. 如請求項4所述的開關裝置,其中在該正常模式中,該第一電晶體在一第一期間維持被導通,並在一第二期間維持被截止,該第二電晶體在該第一期間及/或該第二期間開始時的至少一定電位期間被導通,該至少一定電位期間的時間長度小於該第一期間及/或該第二期間的時間長度。 The switching device of claim 4, wherein in the normal mode, the first transistor remains on during a first period and remains off on a second period, and the second transistor remains on during the first period. The period and/or at least a certain potential period at the beginning of the second period is turned on, and the time length of the at least certain potential period is shorter than the time length of the first period and/or the second period. 如請求項5所述的開關裝置,其中該第二電晶體的該至少一定電位期間的起始點早於對應的該第一期間及/或該第二期 間的起始點,或者該至少一定電位期間的起始點與對應的該第一期間及/或該第二期間的起始點重疊。 The switching device of claim 5, wherein the starting point of the at least certain potential period of the second transistor is earlier than the corresponding first period and/or the second period. The starting point between, or the starting point of the at least certain potential period overlaps with the corresponding starting point of the first period and/or the second period. 如請求項3所述的開關裝置,其中在該正常模式中,該第二電晶體維持為截止。 The switching device of claim 3, wherein in the normal mode, the second transistor remains off. 如請求項4所述的開關裝置,其中該第一分流電路更包括:一第四開關,該第四開關包含一第四電晶體,該第四電晶體的第一端與該第一電晶體的第一端耦接,該第四電晶體的第二端與該第一電晶體的第二端耦接,該第四電晶體的控制端接收一第四控制訊號,該第四電晶體根據該第四控制訊號以被導通或截止,在該正常模式中,當該第一電晶體在導通與截止間切換時,該第四電晶體維持為截止。 The switching device of claim 4, wherein the first shunt circuit further includes: a fourth switch, the fourth switch includes a fourth transistor, and the first terminal of the fourth transistor is connected to the first transistor. The first end of the fourth transistor is coupled, the second end of the fourth transistor is coupled with the second end of the first transistor, the control end of the fourth transistor receives a fourth control signal, and the fourth transistor is based on The fourth control signal can be turned on or off. In the normal mode, when the first transistor switches between on and off, the fourth transistor remains off. 如請求項8所述的開關裝置,其中在該正常模式中,該第一電晶體在一第一期間維持被導通,並在一第二期間維持被截止,其中該第二電晶體在該第一期間及/或該第二期間開始時的至少一定電位期間被導通,該至少一定電位期間的時間長度小於該第一期間及/或該第二期間的時間長度,其中該至少一定電位期間的起始點早於對應的該第一期間及/或該第二期間的起始點,或者該至少一定電位期間的起始點與對應的該第一期間及/或該第二期間的起始點重疊。 The switching device of claim 8, wherein in the normal mode, the first transistor remains turned on during a first period and remains turned off during a second period, wherein the second transistor remains turned on during the first period. A period and/or at least a certain potential period at the beginning of the second period is turned on, and the time length of the at least certain potential period is less than the time length of the first period and/or the second period, wherein the at least certain potential period The starting point is earlier than the starting point of the corresponding first period and/or the second period, or the starting point of the at least certain potential period is the same as the starting point of the corresponding first period and/or the second period. Points overlap. 如請求項8所述的開關裝置,其中,該第四電晶體與該第一電晶體為同類型的電晶體。 The switching device of claim 8, wherein the fourth transistor and the first transistor are the same type of transistor. 如請求項10所述的開關裝置,其中該第一電晶體、該第二電晶體與該第四電晶體為P型電晶體或N型電晶體,其中該第一電晶體、該第二電晶體以及該第四電晶體的第一端分別為汲極,該第一電晶體、該第二電晶體以及該第四電晶體的第二端分別為源極,且該第一電晶體、該第二電晶體以及該第四電晶體的控制端分別為閘極。 The switching device of claim 10, wherein the first transistor, the second transistor and the fourth transistor are P-type transistors or N-type transistors, wherein the first transistor, the second transistor The first terminals of the crystal and the fourth transistor are respectively drains, the second terminals of the first transistor, the second transistor and the fourth transistor are respectively source electrodes, and the first transistor, the The control terminals of the second transistor and the fourth transistor are gate electrodes respectively. 如請求項11所述的開關裝置,該第一電晶體、該第二電晶體以及該第四電晶體的基底相互耦接,或者,該第一電晶體、該第二電晶體以及該第四電晶體共用相同的基底。 The switching device of claim 11, the substrates of the first transistor, the second transistor and the fourth transistor are coupled to each other, or the first transistor, the second transistor and the fourth transistor are Transistors share the same substrate. 如請求項1所述的開關裝置,其中在該突波保護模式中,該第一開關與該第二開關皆導通,以共同用來宣洩該突波電流。 The switching device as claimed in claim 1, wherein in the surge protection mode, the first switch and the second switch are both turned on to jointly discharge the surge current. 如請求項3所述的開關裝置,其中該第一電晶體透過一第一電阻以接收該第一控制訊號,該第二電晶體透過一第二電阻以接收該第二控制訊號。 The switching device of claim 3, wherein the first transistor receives the first control signal through a first resistor, and the second transistor receives the second control signal through a second resistor. 如請求項8所述的開關裝置,其中該第四開關透過一電阻以接收該第四控制訊號。 The switch device of claim 8, wherein the fourth switch receives the fourth control signal through a resistor. 如請求項1所述的開關裝置,其中該第一開關包括串接的多個第一電晶體,該第二開關包括串接的多個第二電晶體,該些第二電晶體的數量小於或等於該些第一電晶體的數量。 The switching device of claim 1, wherein the first switch includes a plurality of first transistors connected in series, and the second switch includes a plurality of second transistors connected in series, and the number of the second transistors is less than Or equal to the number of the first transistors. 如請求項16所述的開關裝置,其中該多個第一電晶體每一者與該多個第二電晶體其中一者並聯耦接且位置相互對齊。 The switching device of claim 16, wherein each of the plurality of first transistors and one of the plurality of second transistors are coupled in parallel and aligned with each other. 如請求項8所述的開關裝置,更包括:一第五開關,耦接在一共用終端與該第二終端間,其中該共用終端耦接於該第一終端與該第二終端間;以及一第二分流電路,該第二分流電路的第一端耦接於該第二終端,該第二分流電路的第二端耦接至一第四終端,其中該第四終端為一第二參考電壓端。 The switch device of claim 8, further comprising: a fifth switch coupled between a common terminal and the second terminal, wherein the common terminal is coupled between the first terminal and the second terminal; and A second shunt circuit, the first end of the second shunt circuit is coupled to the second terminal, the second end of the second shunt circuit is coupled to a fourth terminal, wherein the fourth terminal is a second reference voltage terminal. 一種開關裝置,包括:一第一電路,該第一電路的一第一端耦接在一第一終端與一第二終端之間,該第一電路的一第二端耦接在該第一終端與該第二終端之間,或耦接一第三終端,該第一電路包括:一第一開關,該第一開關的第一端耦接該第一電路的該第一端,該第一開關的第二端耦接該第一電路的該第二端,該第一開關根據一第一控制訊號以被導通或截止;以及一第二開關,與該第一開關並聯,根據一第二控制訊號以被導通或截止,其中,該第一開關與該第二開關包含同類型的電晶體, 其中,在一突波保護模式中,該第二開關被導通以宣洩一突波電流,其中,該第一電路的該第一端耦接該第一終端,該第一電路的該第二端耦接該第二終端,其中該開關裝置更包括:一第三開關,該第三開關的第一端耦接該第一終端或耦接該第二終端,該第三開關的第二端耦接於該第三終端,且該第三開關根據一第三控制訊號以被導通或截止,其中,該第一終端與該第二終端為訊號收發端,該第三終端為參考電壓端,在一正常模式中,該第三開關與該第一開關的導通狀態不同。 A switching device includes: a first circuit, a first terminal of the first circuit is coupled between a first terminal and a second terminal, and a second terminal of the first circuit is coupled to the first terminal. Between the terminal and the second terminal, or coupled to a third terminal, the first circuit includes: a first switch, the first end of the first switch is coupled to the first end of the first circuit, and the first end of the first switch is coupled to the first end of the first circuit. The second end of a switch is coupled to the second end of the first circuit, the first switch is turned on or off according to a first control signal; and a second switch is connected in parallel with the first switch, according to a first control signal. The two control signals are turned on or off, wherein the first switch and the second switch include the same type of transistor, Wherein, in a surge protection mode, the second switch is turned on to discharge a surge current, wherein the first end of the first circuit is coupled to the first terminal, and the second end of the first circuit coupled to the second terminal, wherein the switching device further includes: a third switch, a first end of the third switch is coupled to the first terminal or coupled to the second terminal, and a second end of the third switch is coupled to is connected to the third terminal, and the third switch is turned on or off according to a third control signal, wherein the first terminal and the second terminal are signal transceiver terminals, and the third terminal is a reference voltage terminal. In a normal mode, the conduction states of the third switch and the first switch are different.
TW110136118A 2021-08-06 2021-09-28 Switch device TWI819381B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US17/496,766 US11764775B2 (en) 2021-09-28 2021-10-08 Switch device
CN202111299002.1A CN115882836A (en) 2021-09-28 2021-11-04 Switching device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW110129176 2021-08-06
TW110129176 2021-08-06

Publications (2)

Publication Number Publication Date
TW202308313A TW202308313A (en) 2023-02-16
TWI819381B true TWI819381B (en) 2023-10-21

Family

ID=86661268

Family Applications (1)

Application Number Title Priority Date Filing Date
TW110136118A TWI819381B (en) 2021-08-06 2021-09-28 Switch device

Country Status (1)

Country Link
TW (1) TWI819381B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI898292B (en) * 2023-10-20 2025-09-21 瑞昱半導體股份有限公司 A self-protection circuit, a cascade circuit and an operational amplifier circuit

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5943223A (en) * 1997-10-15 1999-08-24 Reliance Electric Industrial Company Electric switches for reducing on-state power loss
CN101227185A (en) * 2006-12-06 2008-07-23 通用电气公司 Electromechanical switching circuitry in parallel with solid state switching circuitry
WO2011034140A1 (en) * 2009-09-16 2011-03-24 株式会社ワイ・ワイ・エル Switch
CN105743359A (en) * 2014-12-12 2016-07-06 中车大连电力牵引研发中心有限公司 Current transformer switch and current transformer
CN109039048A (en) * 2017-06-12 2018-12-18 凌力尔特科技控股有限责任公司 The soft charge of switched capacitor in power converter circuit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5943223A (en) * 1997-10-15 1999-08-24 Reliance Electric Industrial Company Electric switches for reducing on-state power loss
CN101227185A (en) * 2006-12-06 2008-07-23 通用电气公司 Electromechanical switching circuitry in parallel with solid state switching circuitry
WO2011034140A1 (en) * 2009-09-16 2011-03-24 株式会社ワイ・ワイ・エル Switch
CN105743359A (en) * 2014-12-12 2016-07-06 中车大连电力牵引研发中心有限公司 Current transformer switch and current transformer
CN109039048A (en) * 2017-06-12 2018-12-18 凌力尔特科技控股有限责任公司 The soft charge of switched capacitor in power converter circuit

Also Published As

Publication number Publication date
TW202308313A (en) 2023-02-16

Similar Documents

Publication Publication Date Title
US8476961B2 (en) System and method of transistor switch biasing in a high power semiconductor switch
JP5476198B2 (en) High frequency switch circuit
US9065164B2 (en) High frequency switch
US20090135533A1 (en) Power-rail ESD protection circuit with ultra low gate leakage
US8970279B2 (en) Radio frequency switch circuit
US9048840B2 (en) 20V to 250V high current ASIC PIN diode driver
CN103684382B (en) RF switcher with path charging and discharging circuit
US9461643B2 (en) High freuency semiconductor switch and wireless device
CN103684381A (en) RF Switcher with Adaptive Drain and Source Voltage
CN101814908A (en) Conductive switching circuit and method of operation thereof, conductive switching circuit block
TWI819381B (en) Switch device
CN103595380A (en) Complementary switch radio frequency switcher
KR100327434B1 (en) Semiconductor device
TWI430315B (en) Double pole double throw swith device
CN110061725B (en) switchgear
JP5481461B2 (en) switch
CN115882836A (en) Switching device
JP2006121187A (en) Semiconductor switching circuit
JP2010278407A (en) Semiconductor device
JP2024135239A (en) High-frequency semiconductor integrated circuit
US12101072B2 (en) Glitch reduction in phase shifters
CN115865061B (en) Auxiliary control circuit of radio frequency switch and logic conversion circuit of radio frequency switch
JP2005311688A (en) Switch matrix
WO2020035712A1 (en) Switching circuit
WO2026000587A1 (en) Radio frequency switch and radio frequency terminal