[go: up one dir, main page]

TWI800885B - 半導體結構的製作方法 - Google Patents

半導體結構的製作方法 Download PDF

Info

Publication number
TWI800885B
TWI800885B TW110128983A TW110128983A TWI800885B TW I800885 B TWI800885 B TW I800885B TW 110128983 A TW110128983 A TW 110128983A TW 110128983 A TW110128983 A TW 110128983A TW I800885 B TWI800885 B TW I800885B
Authority
TW
Taiwan
Prior art keywords
semiconductor structure
fabricating semiconductor
fabricating
semiconductor
Prior art date
Application number
TW110128983A
Other languages
English (en)
Other versions
TW202213456A (zh
Inventor
陳濬凱
陳哲明
李資良
Original Assignee
台灣積體電路製造股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 台灣積體電路製造股份有限公司 filed Critical 台灣積體電路製造股份有限公司
Publication of TW202213456A publication Critical patent/TW202213456A/zh
Application granted granted Critical
Publication of TWI800885B publication Critical patent/TWI800885B/zh

Links

Classifications

    • H10W20/087
    • H10P76/405
    • H10P50/73
    • H10P76/4085
    • H10W20/056
    • H10W20/081
    • H10W20/088
    • H10W20/089
TW110128983A 2020-09-29 2021-08-05 半導體結構的製作方法 TWI800885B (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US202063084823P 2020-09-29 2020-09-29
US63/084,823 2020-09-29
US17/332,553 2021-05-27
US17/332,553 US12183577B2 (en) 2020-09-29 2021-05-27 Metal hard masks for reducing line bending

Publications (2)

Publication Number Publication Date
TW202213456A TW202213456A (zh) 2022-04-01
TWI800885B true TWI800885B (zh) 2023-05-01

Family

ID=80233361

Family Applications (1)

Application Number Title Priority Date Filing Date
TW110128983A TWI800885B (zh) 2020-09-29 2021-08-05 半導體結構的製作方法

Country Status (5)

Country Link
US (3) US12183577B2 (zh)
KR (1) KR102696330B1 (zh)
CN (1) CN114068402B (zh)
DE (1) DE102021114103A1 (zh)
TW (1) TWI800885B (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW202403845A (zh) * 2022-06-06 2024-01-16 美商應用材料股份有限公司 用於dram電容器模具圖案化之碳化釕
US12400859B2 (en) 2022-07-28 2025-08-26 International Business Machines Corporation Metal hard mask for precise tuning of mandrels
KR20240025916A (ko) * 2022-08-19 2024-02-27 삼성전자주식회사 반도체 장치 제조 방법
WO2025265089A1 (en) * 2024-06-21 2025-12-26 Lam Research Corporation Reactive ion beam etch to reduce line-space pattern line width roughness and photoresist loss

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200841391A (en) * 2007-04-11 2008-10-16 United Microelectronics Corp Multi cap layer and manufacturing method thereof
US20090176378A1 (en) * 2005-06-22 2009-07-09 United Microelectronics Corp. Manufacturing method of dual damascene structure
TW202018764A (zh) * 2018-10-31 2020-05-16 台灣積體電路製造股份有限公司 積體電路結構的形成方法

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8247332B2 (en) * 2009-12-04 2012-08-21 Novellus Systems, Inc. Hardmask materials
US7871909B1 (en) * 2010-01-19 2011-01-18 Sandisk 3D Llc Methods of using single spacer to triple line/space frequency
US8901016B2 (en) 2010-12-28 2014-12-02 Asm Japan K.K. Method of forming metal oxide hardmask
JP6061610B2 (ja) * 2012-10-18 2017-01-18 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
US8987142B2 (en) * 2013-01-09 2015-03-24 Taiwan Semiconductor Manufacturing Co., Ltd. Multi-patterning method and device formed by the method
US9454631B2 (en) * 2014-05-23 2016-09-27 International Business Machines Corporation Stitch-derived via structures and methods of generating the same
KR102269055B1 (ko) 2014-07-16 2021-06-28 삼성전자주식회사 반도체 소자의 제조 방법
US9425094B2 (en) * 2014-12-26 2016-08-23 Taiwan Semiconductor Manufacturing Co., Ltd Mechanisms for forming semiconductor device structure with feature opening
US9679804B1 (en) * 2016-07-29 2017-06-13 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-patterning to form vias with straight profiles
US10026647B2 (en) * 2016-12-12 2018-07-17 Taiwan Semiconductor Manufacturing Co., Ltd. Multi-metal fill with self-align patterning
US10340141B2 (en) * 2017-04-28 2019-07-02 Taiwan Semiconductor Manufacturing Company, Ltd. Patterning method for semiconductor device and structures resulting therefrom
DE102017128070B4 (de) 2017-08-31 2023-08-31 Taiwan Semiconductor Manufacturing Company, Ltd. Ätzen zum Verringern von Bahnunregelmässigkeiten
US10475700B2 (en) 2017-08-31 2019-11-12 Taiwan Semiconductor Manufacturing Company, Ltd. Etching to reduce line wiggling
US10529617B2 (en) 2017-09-29 2020-01-07 Taiwan Semiconductor Manufacturing Company, Ltd. Metal routing with flexible space formed using self-aligned spacer patterning
US10636667B2 (en) * 2017-11-21 2020-04-28 Taiwan Semiconductor Manufacturing Company Ltd. Method for manufacturing semiconductor devices and structures thereof
US10699943B2 (en) * 2018-04-30 2020-06-30 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming contacts in a semiconductor device
US10867804B2 (en) * 2018-06-29 2020-12-15 Taiwan Semiconductor Manufacturing Company, Ltd. Patterning method for semiconductor device and structures resulting therefrom
EP3599637B1 (en) * 2018-07-23 2023-07-12 IMEC vzw A method for forming a multi-level interconnect structure
US20200052196A1 (en) * 2018-08-07 2020-02-13 Taiwan Semiconductor Manufacturing Company, Ltd. Avoiding Oxygen Plasma Damage During Hard Mask Etching in Magnetic Tunnel Junction (MTJ) Fabrication Process
KR102904251B1 (ko) * 2019-02-18 2025-12-24 도쿄엘렉트론가부시키가이샤 에칭 방법
US12218007B2 (en) * 2020-09-30 2025-02-04 Taiwan Semiconductor Manufacturing Co., Ltd. Self-aligned via formation using spacers

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090176378A1 (en) * 2005-06-22 2009-07-09 United Microelectronics Corp. Manufacturing method of dual damascene structure
TW200841391A (en) * 2007-04-11 2008-10-16 United Microelectronics Corp Multi cap layer and manufacturing method thereof
TW202018764A (zh) * 2018-10-31 2020-05-16 台灣積體電路製造股份有限公司 積體電路結構的形成方法

Also Published As

Publication number Publication date
US12183577B2 (en) 2024-12-31
CN114068402B (zh) 2025-12-30
US20220102143A1 (en) 2022-03-31
DE102021114103A1 (de) 2022-03-31
KR102696330B1 (ko) 2024-08-19
TW202213456A (zh) 2022-04-01
KR20220043851A (ko) 2022-04-05
US20250336675A1 (en) 2025-10-30
CN114068402A (zh) 2022-02-18
US20250079172A1 (en) 2025-03-06

Similar Documents

Publication Publication Date Title
TWI800885B (zh) 半導體結構的製作方法
EP4135037A4 (en) Semiconductor structure and manufacturing method therefor
EP4148792A4 (en) SEMI-CONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING IT
EP4135036A4 (en) SEMI-CONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING IT
EP4199089A4 (en) SEMICONDUCTOR STRUCTURE AND ASSOCIATED MANUFACTURING METHOD
TWI800884B (zh) 半導體結構及其製造方法
EP4322203A4 (en) METHOD FOR PRODUCING A SEMICONDUCTOR STRUCTURE
EP4451320A4 (en) SEMICONDUCTOR STRUCTURE AND ASSOCIATED MANUFACTURING METHOD
EP4280257A4 (en) SEMICONDUCTOR STRUCTURE AND PRODUCTION PROCESS THEREOF
EP4199088A4 (en) SEMICONDUCTOR STRUCTURE AND METHOD FOR PRODUCING THEREOF
EP4195253A4 (en) METHOD FOR FORMING SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR STRUCTURE
TWI801308B (zh) 半導體記憶體裝置的製造方法
TWI914034B (zh) 形成半導體結構的方法
EP4213210A4 (en) SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURE THEREOF
TWI913750B (zh) 半導體結構的製造方法
TWI913597B (zh) 半導體結構的製備方法
EP4163975A4 (en) SEMICONDUCTOR STRUCTURE AND PRODUCTION PROCESS THEREOF
TWI801007B (zh) 柱狀半導體裝置的製造方法
TWI914245B (zh) 半導體結構的形成方法
TWI913722B (zh) 形成半導體結構之方法
EP4191672A4 (en) SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING SEMICONDUCTOR STRUCTURE
EP4195274A4 (en) METHOD FOR PRODUCING A SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR STRUCTURE
EP4338198A4 (en) METHOD FOR PRODUCING ACTIVE RECONSTRUCTED WAFERS
EP4325551A4 (en) SEMICONDUCTOR STRUCTURE AND METHOD FOR ITS PRODUCTION
TWI799968B (zh) 半導體元件的製備方法