[go: up one dir, main page]

TWI851135B - Fabricating method of carrier strucure - Google Patents

Fabricating method of carrier strucure Download PDF

Info

Publication number
TWI851135B
TWI851135B TW112113498A TW112113498A TWI851135B TW I851135 B TWI851135 B TW I851135B TW 112113498 A TW112113498 A TW 112113498A TW 112113498 A TW112113498 A TW 112113498A TW I851135 B TWI851135 B TW I851135B
Authority
TW
Taiwan
Prior art keywords
insulating layer
blind hole
conductive
manufacturing
width
Prior art date
Application number
TW112113498A
Other languages
Chinese (zh)
Other versions
TW202443715A (en
Inventor
何孟柔
白裕呈
葉遠平
倪沅錩
葉展佑
Original Assignee
矽品精密工業股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 矽品精密工業股份有限公司 filed Critical 矽品精密工業股份有限公司
Priority to TW112113498A priority Critical patent/TWI851135B/en
Priority to CN202310421205.6A priority patent/CN118800662A/en
Application granted granted Critical
Publication of TWI851135B publication Critical patent/TWI851135B/en
Publication of TW202443715A publication Critical patent/TW202443715A/en

Links

Images

Classifications

    • H10W70/095
    • H10W70/05
    • H10W70/635
    • H10W70/65

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

A fabrication method of carrier structure is provided, in which a second insulating layer is formed on the outermost first insulating layer of a substrate body, so as to form conductive vias in the first insulating layer through the second insulating layer, and to form a conductive trace on the conductive vias, wherein a width of the conductive trace is smaller than a width of the conductive via. Therefore, it is facilitate to layout of more conductive traces on the first insulating layer, so as to effectively increase a wiring density and increase functions of an electronic product.

Description

承載結構之製法 Method of manufacturing load-bearing structure

本發明係有關一種半導體製程,尤指一種用以承載晶片之承載結構之製法。 The present invention relates to a semiconductor manufacturing process, in particular to a method for manufacturing a supporting structure for supporting a chip.

目前應用於晶片封裝領域之技術,包含有例如晶片尺寸構裝(Chip Scale Package,簡稱CSP)、晶片直接貼附封裝(Direct Chip Attached,簡稱DCA)或多晶片模組封裝(Multi-Chip Module,簡稱MCM)等型態的封裝模組。隨著終端產品的功能需求增加,半導體晶片需具備更多的輸入/輸出(I/O)接點,因而用於承載半導體晶片的封裝基板之外接墊之數量亦需相對應增加。 The technologies currently used in the chip packaging field include chip scale package (CSP), direct chip attached (DCA) or multi-chip module (MCM) packaging modules. As the functional requirements of end products increase, semiconductor chips need to have more input/output (I/O) contacts, so the number of pads outside the packaging substrate used to carry semiconductor chips also needs to increase accordingly.

圖1係為習知封裝基板1之剖視圖。如圖1所示,該封裝基板1係包括一核心層10,其具有相對之第一側10a及第二側10b,且該核心層10之第一側10a與第二側10b分別形成有線路結構11,其中,該線路結構係包含複數絕緣層111及複數形成於各該絕緣層111上之線路層11a,且該核心層10係具有複數連通該第一側10a與第二側10b之導電通孔100,以電性連接該些線路層11a,另該些線路層11a係透過導電盲孔110電性連接,並於各該導電盲孔110上設有電性接觸墊112。 FIG. 1 is a cross-sectional view of a conventional package substrate 1 . As shown in FIG1 , the package substrate 1 includes a core layer 10 having a first side 10a and a second side 10b opposite to each other, and the first side 10a and the second side 10b of the core layer 10 are respectively formed with a circuit structure 11, wherein the circuit structure includes a plurality of insulating layers 111 and a plurality of circuit layers 11a formed on each of the insulating layers 111, and the core layer 10 has a plurality of conductive through holes 100 connecting the first side 10a and the second side 10b to electrically connect the circuit layers 11a, and the circuit layers 11a are electrically connected through conductive blind holes 110, and an electrical contact pad 112 is provided on each of the conductive blind holes 110.

惟,習知封裝基板1中,該電性接觸墊112之寬度大於該導電盲孔110之寬度,致使該電性接觸墊112佔用該絕緣層111之表面,使該線路層11a於該 絕緣層111上之佈設空間受限,因而不利於佈設高密度之線路層11a,故難以增加電子產品之功能。 However, in the known package substrate 1, the width of the electrical contact pad 112 is greater than the width of the conductive blind hole 110, so that the electrical contact pad 112 occupies the surface of the insulating layer 111, which limits the layout space of the circuit layer 11a on the insulating layer 111, and is not conducive to the layout of a high-density circuit layer 11a, so it is difficult to increase the function of the electronic product.

因此,如何克服上述習知技術的缺失,實已成目前亟欲解決的課題。 Therefore, how to overcome the above-mentioned lack of knowledge and skills has become an urgent issue to be solved.

鑑於上述習知技術之種種缺失,本發明係提供一種承載結構之製法,係包括:提供一基板本體,其最外側係配置一第一絕緣層;形成第二絕緣層於該第一絕緣層上,且該第二絕緣層係形成有至少一外露該第一絕緣層之開口;於該開口之第一絕緣層中形成盲孔,以令該開口連通該盲孔;移除該第一絕緣層於該盲孔中之部分材質,使該開口之寬度小於該盲孔之寬度;以及形成導電盲孔於該盲孔中,且形成接點線路於該開口中之該導電盲孔上,使該接點線路電性連接該導電盲孔,其中,該接點線路之寬度係小於該導電盲孔之寬度。 In view of the above-mentioned deficiencies of the prior art, the present invention provides a method for manufacturing a supporting structure, comprising: providing a substrate body, the outermost side of which is configured with a first insulating layer; forming a second insulating layer on the first insulating layer, and the second insulating layer is formed with at least one opening exposing the first insulating layer; forming a blind hole in the first insulating layer of the opening so that the first insulating layer The opening is connected to the blind hole; a portion of the material of the first insulating layer in the blind hole is removed so that the width of the opening is smaller than the width of the blind hole; and a conductive blind hole is formed in the blind hole, and a contact line is formed on the conductive blind hole in the opening so that the contact line is electrically connected to the conductive blind hole, wherein the width of the contact line is smaller than the width of the conductive blind hole.

前述之製法中,該二絕緣層上復形成有外露該第一絕緣層之溝槽,以於該溝槽中形成電性連接該接點線路之導電跡線。例如,該導電跡線之表面係低於該第二絕緣層之表面。 In the aforementioned manufacturing method, a trench is formed on the second insulating layer to expose the first insulating layer, so as to form a conductive trace electrically connected to the contact line in the trench. For example, the surface of the conductive trace is lower than the surface of the second insulating layer.

前述之製法中,該接點線路之表面係低於該第二絕緣層之表面。 In the aforementioned manufacturing method, the surface of the contact line is lower than the surface of the second insulating layer.

前述之製法中,該接點線路之寬度與該導電盲孔之寬度係相差3微米。 In the aforementioned manufacturing method, the width of the contact line and the width of the conductive blind hole differ by 3 microns.

前述之製法中,該第一絕緣層於該盲孔中之部分材質係藉由除膠製程移除。 In the aforementioned manufacturing method, part of the material of the first insulating layer in the blind hole is removed by a debonding process.

前述之製法中,復包括形成金屬材於該第二絕緣層上及該盲孔與該開口中,再移除該第二絕緣層上之該金屬材,以令該盲孔中之該金屬材作為該導電盲孔,且該開口中之該金屬材作為該接點線路。例如,該第二絕緣層上之該金屬材係採用蝕刻方式移除。進一步,該蝕刻方式係移除該金屬材之厚度4~6微米。 The aforementioned manufacturing method further includes forming a metal material on the second insulating layer and in the blind hole and the opening, and then removing the metal material on the second insulating layer so that the metal material in the blind hole serves as the conductive blind hole, and the metal material in the opening serves as the contact line. For example, the metal material on the second insulating layer is removed by etching. Furthermore, the etching method removes 4 to 6 microns of the thickness of the metal material.

前述之製法中,該基板本體復包含一核心層,其具有相對之第一側與第二側、及至少一連通該第一側與第二側之導電通孔,以令該第一絕緣層形成於該核心層之第一側及/或第二側上。 In the aforementioned manufacturing method, the substrate body further includes a core layer having a first side and a second side opposite to each other, and at least one conductive through hole connecting the first side and the second side, so that the first insulating layer is formed on the first side and/or the second side of the core layer.

由上可知,本發明之承載結構之製法,主要藉由該接點線路之寬度小於該導電盲孔之寬度,使該接點線路不會佔用該第一絕緣層之表面,以利於佈設更多導電跡線於該第一絕緣層上,故相較於習知技術,本發明能有效增加佈線密度,以利於增加電子產品之功能。 As can be seen from the above, the manufacturing method of the supporting structure of the present invention mainly makes the width of the contact line smaller than the width of the conductive blind hole, so that the contact line will not occupy the surface of the first insulating layer, so as to facilitate the layout of more conductive traces on the first insulating layer. Therefore, compared with the prior art, the present invention can effectively increase the wiring density, so as to facilitate the increase of the functions of electronic products.

1:封裝基板 1:Packaging substrate

10,20:核心層 10,20: Core layer

10a,20a:第一側 10a,20a: First side

10b,20b:第二側 10b,20b: Second side

100,200:導電通孔 100,200: Conductive vias

11:線路結構 11: Circuit structure

11a,201,202:線路層 11a,201,202: Circuit layer

110,240:導電盲孔 110,240: Conductive blind vias

111:絕緣層 111: Insulation layer

112:電性接觸墊 112: Electrical contact pad

2:承載結構 2: Load-bearing structure

2a:基板本體 2a: Substrate body

2b:佈線層 2b: Wiring layer

21:第一絕緣層 21: First insulating layer

210:盲孔 210: Blind hole

22:第二絕緣層 22: Second insulation layer

220:開口 220: Open mouth

221:溝槽 221: Groove

23:導電層 23: Conductive layer

24:金屬材 24:Metal material

25:導電跡線 25: Conductive traces

250:接點線路 250: Contact line

D1,D2,R1,R2:寬度 D1,D2,R1,R2:Width

圖1係為習知封裝基板之剖視圖。 Figure 1 is a cross-sectional view of a conventional packaging substrate.

圖2A至圖2E係為本發明之承載結構之製法之剖面示意圖。 Figures 2A to 2E are cross-sectional schematic diagrams of the manufacturing method of the supporting structure of the present invention.

以下藉由特定的具體實施例說明本發明之實施方式,熟悉此技藝之人士可由本說明書所揭示之內容輕易地瞭解本發明之其他優點及功效。 The following is a specific and concrete example to illustrate the implementation of the present invention. People familiar with this technology can easily understand other advantages and effects of the present invention from the content disclosed in this manual.

須知,本說明書所附圖式所繪示之結構、比例、大小等,均僅用以配合說明書所揭示之內容,以供熟悉此技藝之人士之瞭解與閱讀,並非用以限 定本發明可實施之限定條件,故不具技術上之實質意義,任何結構之修飾、比例關係之改變或大小之調整,在不影響本發明所能產生之功效及所能達成之目的下,均應仍落在本發明所揭示之技術內容得能涵蓋之範圍內。同時,本說明書中所引用之如「上」、「第一」、「第二」、「一」等之用語,亦僅為便於敘述之明瞭,而非用以限定本發明可實施之範圍,其相對關係之改變或調整,在無實質變更技術內容下,當亦視為本發明可實施之範疇。 It should be noted that the structures, proportions, sizes, etc. depicted in the drawings attached to this specification are only used to match the contents disclosed in the specification for understanding and reading by people familiar with this technology, and are not used to limit the conditions under which the present invention can be implemented. Therefore, they have no substantial technical significance. Any modification of the structure, change of the proportion relationship or adjustment of the size should still fall within the scope of the technical content disclosed by the present invention without affecting the effect and purpose that can be achieved by the present invention. At the same time, the terms such as "above", "first", "second", "one" etc. used in this specification are only for the convenience of description and are not used to limit the scope of implementation of the present invention. Changes or adjustments in their relative relationships shall also be regarded as the scope of implementation of the present invention without substantially changing the technical content.

圖2A至圖2E係為本發明之承載結構2之製法之剖面示意圖。 Figures 2A to 2E are cross-sectional schematic diagrams of the manufacturing method of the supporting structure 2 of the present invention.

如圖2A所示,提供一包含有核心層20與第一絕緣層21之基板本體2a,該核心層20係具有相對之第一側20a及第二側20b,並於該第一側20a及第二側20b上分別設置有該第一絕緣層21,且於該核心層20之第一側20a及第二側20b之第一絕緣層21中分別佈設有線路層201,202。接著,於最外側之第一絕緣層21上形成一第二絕緣層22。 As shown in FIG. 2A , a substrate body 2a including a core layer 20 and a first insulating layer 21 is provided. The core layer 20 has a first side 20a and a second side 20b opposite to each other, and the first insulating layer 21 is disposed on the first side 20a and the second side 20b, respectively. Circuit layers 201 and 202 are disposed in the first insulating layer 21 on the first side 20a and the second side 20b of the core layer 20, respectively. Then, a second insulating layer 22 is formed on the outermost first insulating layer 21.

於本實施例中,該核心層20可為包含雙順丁烯二酸醯亞胺/三氮阱(Bismaleimide triazine,簡稱BT)、具玻纖之預浸材(Prepreg,簡稱PP)之有機聚合板材或其它板材,且該核心層20係具有複數連通該第一側20a與第二側20b之導電通孔200,以令該導電通孔200電性連接該些線路層201,202。例如,該導電通孔200係為實心金屬柱體,其形狀為以尖端相疊接之雙錐柱;或者,該導電通孔亦可為中空柱狀,並於中空處填滿塞孔材料(圖未示),其中,該塞孔材料之種類繁多,如導電膠、油墨等,並無特別限制。應可理解地,有關該導電通孔之形狀繁多,如直圓柱、單錐狀或其它幾何形狀,並無特別限制。 In this embodiment, the core layer 20 may be an organic polymer sheet or other sheet including Bismaleimide triazine (BT) and glass fiber prepreg (PP), and the core layer 20 has a plurality of conductive vias 200 connecting the first side 20a and the second side 20b, so that the conductive vias 200 are electrically connected to the circuit layers 201, 202. For example, the conductive vias 200 are solid metal columns in the shape of double cones with overlapping tips; or, the conductive vias may be hollow columns with the hollow filled with plugging materials (not shown), wherein the plugging materials are of various types, such as conductive glue, ink, etc., and are not particularly limited. It should be understood that the conductive via can have many shapes, such as a right cylinder, a single cone, or other geometric shapes, and there is no particular limitation.

再者,該第一絕緣層21係為介電層,如聚對二唑苯(Polybenzoxazole,簡稱PBO)、聚醯亞胺(Polyimide,簡稱PI)、具玻纖之預 浸材(Prepreg,簡稱PP)或其它等介電材。應可理解地,可於該核心層20之第一側20a及第二側20b上分別設置有複數之第一絕緣層21,並於各層第一絕緣層21中係佈設層間電性相連之線路層201,202,而於本實施例中係以於該核心層20之第一側20a及第二側20b上分別設置有單一第一絕緣層21進行說明。 Furthermore, the first insulating layer 21 is a dielectric layer, such as polybenzoxazole (PBO), polyimide (PI), glass fiber prepreg (PP) or other dielectric materials. It should be understood that a plurality of first insulating layers 21 can be respectively arranged on the first side 20a and the second side 20b of the core layer 20, and the wiring layers 201 and 202 electrically connected between the layers are arranged in each first insulating layer 21. In this embodiment, a single first insulating layer 21 is respectively arranged on the first side 20a and the second side 20b of the core layer 20 for explanation.

又,該第二絕緣層22係為感光成像(photosensitive imaging)層,且該第二絕緣層22係形成有複數外露該第一絕緣層21之開口220及溝槽221。例如,該開口220係對應各該導電通孔200之位置。 Furthermore, the second insulating layer 22 is a photosensitive imaging layer, and the second insulating layer 22 is formed with a plurality of openings 220 and trenches 221 that expose the first insulating layer 21. For example, the opening 220 corresponds to the position of each of the conductive vias 200.

另外,有關該基板本體2a之種類繁多,如無核心層(coreless)之線路結構、矽中介板(interposer)或其它可供承載如晶片等電子元件之承載單元,並不限於上述。 In addition, there are many types of substrate bodies 2a, such as coreless circuit structures, silicon interposers, or other carrier units that can carry electronic components such as chips, but are not limited to the above.

如圖2B所示,於各該開口220中之最外側第一絕緣層21上以如雷射方式或其它方式形成複數盲孔210,以令該些開口220連通該些盲孔210,使該導電通孔200之墊面外露於該些開口220與盲孔210。 As shown in FIG. 2B , a plurality of blind holes 210 are formed on the outermost first insulating layer 21 in each of the openings 220 by laser or other methods, so that the openings 220 are connected to the blind holes 210 , so that the pad surface of the conductive via 200 is exposed to the openings 220 and the blind holes 210 .

如圖2C所示,移除該第一絕緣層21於該盲孔210中之部分材質,使該開口220之寬度(孔徑)D1小於該盲孔210之寬度(孔徑)D2。 As shown in FIG. 2C , part of the material of the first insulating layer 21 in the blind hole 210 is removed so that the width (aperture) D1 of the opening 220 is smaller than the width (aperture) D2 of the blind hole 210 .

於本實施例中,藉由除膠(Desmear)製程移除該盲孔210之壁面之絕緣材,使該盲孔孔徑變大。例如,該開口220之寬度D1與該盲孔210之寬度D2係相差約3微米(um)。 In this embodiment, the insulating material on the wall of the blind hole 210 is removed by a desmear process to enlarge the diameter of the blind hole. For example, the width D1 of the opening 220 and the width D2 of the blind hole 210 differ by about 3 micrometers (um).

如圖2D所示,於該第二絕緣層22上、該開口220之壁面、該溝槽221之壁面上及該盲孔210之壁面上形成一導電層23。接著,於該導電層23上形成金屬材24,以令該金屬材24填入該些盲孔210、開口220與溝槽221中,使該盲孔210中之金屬材24與導電層23作為導電盲孔240。 As shown in FIG. 2D , a conductive layer 23 is formed on the second insulating layer 22, the wall surface of the opening 220, the wall surface of the trench 221, and the wall surface of the blind hole 210. Then, a metal material 24 is formed on the conductive layer 23 so that the metal material 24 is filled into the blind holes 210, the opening 220, and the trench 221, so that the metal material 24 in the blind hole 210 and the conductive layer 23 serve as a conductive blind hole 240.

於本實施例中,該導電盲孔240係電性連接該導電通孔200,且該金屬材24係為銅材。例如,以電鍍或其它方式形成該金屬材24。 In this embodiment, the conductive blind hole 240 is electrically connected to the conductive through hole 200, and the metal material 24 is copper. For example, the metal material 24 is formed by electroplating or other methods.

如圖2E所示,移除該第二絕緣層22上之導電層23及其上之金屬材24,以令各該溝槽221中之金屬材24與導電層23作為導電跡線25,且該些開口220中之金屬材24與導電層23作為電性連接該導電盲孔240與該導電跡線25之接點線路250,使該導電跡線25、導電盲孔240及接點線路250作為佈線層2b。 As shown in FIG. 2E , the conductive layer 23 on the second insulating layer 22 and the metal material 24 thereon are removed, so that the metal material 24 and the conductive layer 23 in each of the grooves 221 serve as the conductive trace 25, and the metal material 24 and the conductive layer 23 in the openings 220 serve as the contact line 250 electrically connecting the conductive blind hole 240 and the conductive trace 25, so that the conductive trace 25, the conductive blind hole 240 and the contact line 250 serve as the wiring layer 2b.

於本實施例中,採用快速蝕刻製程移除該金屬材24,以令該導電跡線25與該接點線路250凹入該溝槽221與該開口220中,使該導電跡線25之表面與該接點線路250之表面均低於該第二絕緣層22之表面。所述之快速蝕刻係指僅蝕刻微量該金屬材24,如蝕刻厚度為4~6微米,即停止蝕刻。 In this embodiment, a rapid etching process is used to remove the metal material 24 so that the conductive trace 25 and the contact line 250 are recessed into the groove 221 and the opening 220, so that the surface of the conductive trace 25 and the surface of the contact line 250 are lower than the surface of the second insulating layer 22. The rapid etching refers to etching only a small amount of the metal material 24, such as stopping the etching when the etching thickness is 4-6 microns.

再者,於移除該金屬材24時,該第二絕緣層22係作為阻層,且於後續製程中,該第二絕緣層22係作為防焊層,以於該導電跡線25或接點線路250上結合銲錫材料後可進行回銲作業。 Furthermore, when the metal material 24 is removed, the second insulating layer 22 serves as a barrier layer, and in the subsequent process, the second insulating layer 22 serves as a solder mask so that the solder material can be bonded to the conductive trace 25 or the contact line 250 for re-welding.

因此,本發明之承載結構2之製法主要藉由最外側之導電盲孔240之無墊式(landless)設計,使該接點線路250之寬度R1小於該導電盲孔240之寬度R2,因而該接點線路250不會佔用該第一絕緣層21之表面,以利於佈設更多導電跡線25於該第一絕緣層21上,故相較於習知技術,本發明之製法能有效增加該承載結構2之佈線層2b之佈線密度,以利於增加電子產品之功能。 Therefore, the manufacturing method of the supporting structure 2 of the present invention mainly uses the landless design of the outermost conductive blind hole 240 to make the width R1 of the contact line 250 smaller than the width R2 of the conductive blind hole 240, so that the contact line 250 will not occupy the surface of the first insulating layer 21, so as to facilitate the layout of more conductive traces 25 on the first insulating layer 21. Therefore, compared with the prior art, the manufacturing method of the present invention can effectively increase the wiring density of the wiring layer 2b of the supporting structure 2, so as to facilitate the increase of the function of the electronic product.

上述實施例係用以例示性說明本發明之原理及其功效,而非用於限制本發明。任何熟習此項技藝之人士均可在不違背本發明之精神及範疇下,對上述實施例進行修改。因此本發明之權利保護範圍,應如後述之申請專利範圍所列。 The above embodiments are used to illustrate the principles and effects of the present invention, but are not used to limit the present invention. Anyone familiar with this technology can modify the above embodiments without violating the spirit and scope of the present invention. Therefore, the scope of protection of the present invention should be as listed in the scope of the patent application described below.

2:承載結構 2: Load-bearing structure

2a:基板本體 2a: Substrate body

2b:佈線層 2b: Wiring layer

20:核心層 20: Core layer

20a:第一側 20a: First side

20b:第二側 20b: Second side

200:導電通孔 200: Conductive vias

201,202:線路層 201,202: Circuit layer

21:第一絕緣層 21: First insulating layer

22:第二絕緣層 22: Second insulation layer

210:盲孔 210: Blind hole

220:開口 220: Open mouth

221:溝槽 221: Groove

240:導電盲孔 240: Conductive blind vias

25:導電跡線 25: Conductive traces

250:接點線路 250: Contact line

R1,R2:寬度 R1, R2: Width

Claims (10)

一種承載結構之製法,係包括: A method for manufacturing a load-bearing structure, comprising: 提供一基板本體,其最外側係配置一第一絕緣層; A substrate body is provided, the outermost side of which is provided with a first insulating layer; 形成第二絕緣層於該第一絕緣層上,且該第二絕緣層係形成有至少一外露該第一絕緣層之開口; A second insulating layer is formed on the first insulating layer, and the second insulating layer is formed with at least one opening exposing the first insulating layer; 於該開口之第一絕緣層中形成盲孔,以令該開口連通該盲孔; Form a blind hole in the first insulating layer of the opening so that the opening is connected to the blind hole; 移除該第一絕緣層於該盲孔中之部分材質,使該開口之寬度小於該盲孔之寬度;以及 Remove part of the material of the first insulating layer in the blind hole so that the width of the opening is smaller than the width of the blind hole; and 形成導電盲孔於該盲孔中,且形成接點線路於該開口中之該導電盲孔上,使該接點線路電性連接該導電盲孔,其中,該接點線路之寬度係小於該導電盲孔之寬度。 A conductive blind hole is formed in the blind hole, and a contact line is formed on the conductive blind hole in the opening, so that the contact line is electrically connected to the conductive blind hole, wherein the width of the contact line is smaller than the width of the conductive blind hole. 如請求項1所述之承載結構之製法,其中,該二絕緣層上復形成有外露該第一絕緣層之溝槽,以於該溝槽中形成電性連接該接點線路之導電跡線。 The method for manufacturing a supporting structure as described in claim 1, wherein a groove is formed on the second insulating layer to expose the first insulating layer, so as to form a conductive trace electrically connected to the contact line in the groove. 如請求項2所述之承載結構之製法,其中,該導電跡線之表面係低於該第二絕緣層之表面。 A method for manufacturing a supporting structure as described in claim 2, wherein the surface of the conductive trace is lower than the surface of the second insulating layer. 如請求項1所述之承載結構之製法,其中,該接點線路之表面係低於該第二絕緣層之表面。 A method for manufacturing a load-bearing structure as described in claim 1, wherein the surface of the contact line is lower than the surface of the second insulating layer. 如請求項1所述之承載結構之製法,其中,該接點線路之寬度與該導電盲孔之寬度係相差3微米。 A method for manufacturing a supporting structure as described in claim 1, wherein the width of the contact line and the width of the conductive blind hole differ by 3 microns. 如請求項1所述之承載結構之製法,其中,該第一絕緣層於該盲孔中之部分材質係藉由除膠製程移除。 A method for manufacturing a supporting structure as described in claim 1, wherein a portion of the material of the first insulating layer in the blind hole is removed by a debonding process. 如請求項1所述之承載結構之製法,復包括形成金屬材於該第二絕緣層上及該盲孔與該開口中,再移除該第二絕緣層上之該金屬材,以令該盲孔中之該金屬材作為該導電盲孔,且該開口中之該金屬材作為該接點線路。 The method for manufacturing the supporting structure as described in claim 1 further includes forming metal material on the second insulating layer and in the blind hole and the opening, and then removing the metal material on the second insulating layer to make the metal material in the blind hole serve as the conductive blind hole, and the metal material in the opening serve as the contact line. 如請求項7所述之承載結構之製法,其中,該第二絕緣層上之該金屬材係採用蝕刻方式移除。 A method for manufacturing a supporting structure as described in claim 7, wherein the metal material on the second insulating layer is removed by etching. 如請求項8所述之承載結構之製法,其中,該蝕刻方式係移除該金屬材之厚度4~6微米。 The method for manufacturing a supporting structure as described in claim 8, wherein the etching method removes 4 to 6 microns of the thickness of the metal material. 如請求項1所述之承載結構之製法,其中,該基板本體復包含一核心層,其具有相對之第一側與第二側、及至少一連通該第一側與第二側之導電通孔,以令該第一絕緣層形成於該核心層之第一側及/或第二側上。 A method for manufacturing a supporting structure as described in claim 1, wherein the substrate body further comprises a core layer having a first side and a second side opposite to each other, and at least one conductive through hole connecting the first side and the second side, so that the first insulating layer is formed on the first side and/or the second side of the core layer.
TW112113498A 2023-04-11 2023-04-11 Fabricating method of carrier strucure TWI851135B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW112113498A TWI851135B (en) 2023-04-11 2023-04-11 Fabricating method of carrier strucure
CN202310421205.6A CN118800662A (en) 2023-04-11 2023-04-19 Method of making load-bearing structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW112113498A TWI851135B (en) 2023-04-11 2023-04-11 Fabricating method of carrier strucure

Publications (2)

Publication Number Publication Date
TWI851135B true TWI851135B (en) 2024-08-01
TW202443715A TW202443715A (en) 2024-11-01

Family

ID=93024254

Family Applications (1)

Application Number Title Priority Date Filing Date
TW112113498A TWI851135B (en) 2023-04-11 2023-04-11 Fabricating method of carrier strucure

Country Status (2)

Country Link
CN (1) CN118800662A (en)
TW (1) TWI851135B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN120184021A (en) * 2025-03-31 2025-06-20 芯爱科技(南京)有限公司 Packaging substrate and manufacturing method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005159354A (en) * 2003-11-25 2005-06-16 Internatl Business Mach Corp <Ibm> High performance chip carrier substrate
US20070166944A1 (en) * 2006-01-04 2007-07-19 Endicott Interconnect Technologies, Inc. Method of making circuitized substrate
TWI760272B (en) * 2021-08-09 2022-04-01 矽品精密工業股份有限公司 Electronic package and carrier structure

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005159354A (en) * 2003-11-25 2005-06-16 Internatl Business Mach Corp <Ibm> High performance chip carrier substrate
US20070166944A1 (en) * 2006-01-04 2007-07-19 Endicott Interconnect Technologies, Inc. Method of making circuitized substrate
TWI760272B (en) * 2021-08-09 2022-04-01 矽品精密工業股份有限公司 Electronic package and carrier structure

Also Published As

Publication number Publication date
TW202443715A (en) 2024-11-01
CN118800662A (en) 2024-10-18

Similar Documents

Publication Publication Date Title
CN103794569B (en) Packaging structure and its manufacturing method
TWI697081B (en) Semiconductor package substrate, and manufacturing method and electronic package thereof
TWI887780B (en) Package substrate and fabricating method thereof
TWI829353B (en) Package substrate and fabrication method thereof
US20250096104A1 (en) Package substrate and fabricating method thereof
TWI851135B (en) Fabricating method of carrier strucure
US20250300052A1 (en) Semiconductor package and fabricating method thereof
TWI842296B (en) Package substrate and fabricating method thereof
TWI882543B (en) Package substrate and fabricating method thereof
TWI898578B (en) Fabricating method of package substrate
US20240243048A1 (en) Electronic package, package substrate and manufacturing method thereof
TWI869937B (en) Package substrate and fabricating method thereof
TWI835561B (en) Electronic package, package substrate and fabricating method thereof
TWI802973B (en) Substrate structure
TWI794034B (en) Substrate structure
TWI421001B (en) Circuit board structure and fabrication method thereof
TWI416680B (en) Package substrate and its preparation method
TWI411072B (en) Method for fabricating chip-scale packaging substrate
TWI903640B (en) Package substrate and fabricating method thereof
TWI401006B (en) Printed circuit board and fabrication method thereof
TWI888953B (en) Package substrate and fabricating method thereof
TWI846342B (en) Electronic package, carrier substrate and fabricating method thereof
TWI411362B (en) Package substrate without core layer and preparation method thereof
US20250308937A1 (en) Manufacturing method of package substrate
TW202429658A (en) Electronic package and fabricating method thereof