TWI784036B - Layer forming method - Google Patents
Layer forming method Download PDFInfo
- Publication number
- TWI784036B TWI784036B TW107128027A TW107128027A TWI784036B TW I784036 B TWI784036 B TW I784036B TW 107128027 A TW107128027 A TW 107128027A TW 107128027 A TW107128027 A TW 107128027A TW I784036 B TWI784036 B TW I784036B
- Authority
- TW
- Taiwan
- Prior art keywords
- precursor
- substrate
- layer
- reactant
- seed layer
- Prior art date
Links
Images
Classifications
-
- H10P14/40—
-
- H10P14/432—
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
- C23C16/0272—Deposition of sub-layers, e.g. to promote the adhesion of the main coating
- C23C16/0281—Deposition of sub-layers, e.g. to promote the adhesion of the main coating of metallic sub-layers
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/04—Coating on selected surface areas, e.g. using masks
- C23C16/045—Coating cavities or hollow spaces, e.g. interior of tubes; Infiltration of porous substrates
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/06—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material
- C23C16/08—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material from metal halides
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
- C23C16/45523—Pulsed gas flow or change of composition over time
- C23C16/45525—Atomic layer deposition [ALD]
- C23C16/45527—Atomic layer deposition [ALD] characterized by the ALD cycle, e.g. different flows or temperatures during half-reactions, unusual pulsing sequence, use of precursor mixtures or auxiliary reactants or activations
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
- C23C16/45523—Pulsed gas flow or change of composition over time
- C23C16/45525—Atomic layer deposition [ALD]
- C23C16/45544—Atomic layer deposition [ALD] characterized by the apparatus
-
- H10P14/412—
-
- H10P14/418—
-
- H10W20/045—
-
- H10W20/056—
-
- H10W20/4441—
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical Vapour Deposition (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Crystallography & Structural Chemistry (AREA)
- Magnetic Heads (AREA)
- Liquid Crystal (AREA)
Abstract
Description
本申請案係2017年8月30日申請的名稱為「層形成方法(LAYER FORMING METHOD)」之美國非臨時申請案第15/691,241號的部分接續申請案,且主張2017年12月18日申請的名稱為「層形成方法」之美國臨時專利申請案第62/607,070號的權益,兩案皆以引用之方式併入本文中。 This application is a continuation-in-part of U.S. Nonprovisional Application No. 15/691,241, filed August 30, 2017, entitled "LAYER FORMING METHOD" and claims the December 18, 2017 filing US Provisional Patent Application No. 62/607,070, entitled "Layer Formation Method," both of which are incorporated herein by reference.
本發明大體上係關於一種在一基板上形成一層之方法。更具體地說,本發明係關於依序重複原子層沈積(ALD)循環或化學氣相沈積(CVD)程序以在具有間隙之基板上形成層之至少一部分,該等間隙係在特徵之製造過程中產生。在基板上之層可用於製造半導體裝置。 The present invention generally relates to a method of forming a layer on a substrate. More specifically, the present invention relates to sequentially repeating atomic layer deposition (ALD) cycles or chemical vapor deposition (CVD) procedures to form at least a portion of a layer on a substrate having gaps that occur during the fabrication of features produced in. The layers on the substrate can be used in the manufacture of semiconductor devices.
在原子層沈積(ALD)及化學氣相沈積(CVD)中,對基板施加適於在基板上反應形成所需層的第一前驅體及第一反應物。該層可沈積於基板上在製造特徵過程中所產生之間隙中以填充間隙。 In atomic layer deposition (ALD) and chemical vapor deposition (CVD), a first precursor and a first reactant suitable for reacting to form a desired layer on the substrate are applied to the substrate. This layer can be deposited in gaps created on the substrate during the fabrication of features to fill the gaps.
在ALD中,使基板暴露於第一前驅體之脈衝且第一前驅體單層可以化學吸附於該基板之表面上。表面位置可由第一前驅體之全部或由第一前驅體之片段佔據。該反應可以為化學自限式反應,因為第一前驅體不會吸附於基板表面上或不與已經吸附於基板表面上之第一前驅體之部分反應。接著,過量 的第一前驅體藉由例如提供惰性氣體及/或自反應室移除第一前驅體進行淨化。隨後,使基板暴露於第一反應物之脈衝,該第一反應物與所吸附的第一前驅體之全部或片段發生化學反應,直至該反應完成且表面經反應產物單層覆蓋。 In ALD, a substrate is exposed to pulses of a first precursor and a monolayer of the first precursor can be chemisorbed on the surface of the substrate. Surface sites may be occupied by all of the first precursor or by fragments of the first precursor. The reaction may be chemically self-limiting in that the first precursor does not adsorb on the substrate surface or react with the portion of the first precursor already adsorbed on the substrate surface. Next, overdose The first precursor is purged by, for example, providing an inert gas and/or removing the first precursor from the reaction chamber. The substrate is then exposed to pulses of a first reactant that chemically reacts with all or a fraction of the adsorbed first precursor until the reaction is complete and the surface is covered with a monolayer of reaction product.
已發現可能需要改善沈積層之品質。 It has been found that there may be a need to improve the quality of the deposited layer.
可能需要一種在基板上形成沈積層之改良方法。因此,可提供一種形成層之方法,該方法包括:提供具有在特徵製造過程中產生之間隙的基板並將種子層沈積於該基板上;以及在該種子層上沈積主體層。沈積該種子層可包括:將包含金屬及鹵素原子之第一前驅體供應至該基板;並將第一反應物供應至該基板,其中該第一前驅體與該第一反應物之一部分反應以形成該種子層之至少一部分。沈積該主體層可包括:將包含金屬及鹵素原子之第二前驅體供應至該種子層;並將第二反應物供應至該種子層,其中該第二前驅體及該第二反應物之一部分反應以在該種子層上形成該主體層之至少一部分。第一及第二前驅體可為不同。 There may be a need for an improved method of forming deposited layers on a substrate. Accordingly, there may be provided a method of forming a layer comprising: providing a substrate having a gap created during feature fabrication and depositing a seed layer on the substrate; and depositing a bulk layer on the seed layer. Depositing the seed layer may include: supplying a first precursor comprising metal and halogen atoms to the substrate; and supplying a first reactant to the substrate, wherein the first precursor reacts with a portion of the first reactant to At least a portion of the seed layer is formed. Depositing the host layer may include: supplying a second precursor comprising metal and halogen atoms to the seed layer; and supplying a second reactant to the seed layer, wherein the second precursor and a portion of the second reactant reacting to form at least a portion of the bulk layer on the seed layer. The first and second precursors can be different.
藉由具有不同的第一及第二前驅體用於種子層及主體層,種子層及主體層之特性可得到優化,由此使總體層之品質可得到改善。第一及第二反應物可為相同且包含氫原子。 By having different first and second precursors for the seed layer and the bulk layer, the properties of the seed layer and the bulk layer can be optimized, whereby the quality of the bulk layer can be improved. The first and second reactants can be the same and contain hydrogen atoms.
在一些其他具體例中,提供一種用於半導體處理之方法。該方法包括將金屬層沈積於基板中之間隙中,由此填充該間隙。 In some other embodiments, a method for semiconductor processing is provided. The method includes depositing a metal layer in a gap in a substrate, thereby filling the gap.
1:預處理ALD循環 1: Pretreatment ALD cycle
2:主體ALD循環 2: Main body ALD cycle
3:步驟 3: step
5:步驟 5: step
7:步驟 7: Steps
9:供應 9: Supply
11:步驟 11: Steps
13:步驟 13: Steps
15:供應 15: Supply
17:步驟 17: Steps
19:沈積材料 19: Deposition material
21:沈積材料 21: Deposition material
23:共形金屬層 23: Conformal metal layer
R1:移除時段/時間 R1: Remove period/time
R2:時間 R2: time
R3:時間 R3: time
R4:時間 R4: time
本文所揭示的本發明之此等及其他特徵、態樣及優點在下文參考某些具體例之圖式來描述,該等具體例意欲說明且不限制本發明。 These and other features, aspects and advantages of the invention disclosed herein are described below with reference to drawings of certain embodiments which are intended to illustrate and not to limit the invention.
圖1a及1b顯示一流程圖,說明根據一個具體例沈積一層之方法。 Figures 1a and 1b show a flow diagram illustrating a method of depositing a layer according to one embodiment.
圖2顯示根據一個具體例在基板上填充一層的間隙結構之截面。 FIG. 2 shows a cross-section of a gap structure filled with a layer on a substrate according to one embodiment.
金屬層可在半導體裝置中被需要作為導電層。在積體電路裝置之特徵的製造過程中產生的間隙可用金屬層來填充。該等間隙可具有高縱橫比,因其深度為遠大於其寬度。 Metal layers may be required as conductive layers in semiconductor devices. Gaps created during the fabrication of features in integrated circuit devices may be filled with metal layers. The gaps can have a high aspect ratio since their depth is much greater than their width.
該等間隙可在所製造的具有實質上水平之頂表面的層中豎直地延伸。沿豎直方向且填充有金屬之間隙可例如用於動態隨機存取記憶體(DRAM)型記憶體積體電路之字線中。沿豎直方向且填充有金屬之間隙亦可例如用於邏輯積體電路中。舉例而言,金屬填充間隙可以用作P型金屬氧化物半導體(PMOS)或互補金屬氧化物半導體(CMOS)積體電路中或源極/汲極溝槽型接觸中之閘極填充。 The gaps may extend vertically in the fabricated layer with a substantially horizontal top surface. Gaps oriented vertically and filled with metal can be used, for example, in word lines of memory volume circuits of the Dynamic Random Access Memory (DRAM) type. Gaps in the vertical direction and filled with metal can also be used, for example, in logic integrated circuits. For example, metal-filled gaps can be used as gate fills in PMOS or CMOS integrated circuits or in source/drain trench type contacts.
該等間隙亦可沿水平方向配置於所製造之層中。此外,該等間隙可具有高縱橫比,因其深度,現於水平方向上,為遠大於其寬度。沿水平方向且填充有金屬之間隙可例如用於3D NAND型記憶體積體電路之字線中。該等間隙亦可沿豎直方向與水平方向之組合配置。 The gaps can also be arranged in the horizontal direction in the manufactured layer. Furthermore, the gaps may have a high aspect ratio, since their depth, now in the horizontal direction, is much greater than their width. Gaps oriented horizontally and filled with metal can be used, for example, in word lines of 3D NAND type memory volume circuits. The gaps can also be arranged in a combination of vertical and horizontal directions.
間隙之表面可包含一個種類之沈積材料。或者,間隙之表面可包含不同種類之沈積材料。間隙之表面可例如包含氧化鋁及/或氮化鈦。當例如鉬導電層可能為間隙中所需時,可能很難將鉬沈積於間隙中之不同材料上。可能需要的是,鉬層可以覆蓋間隙之全部表面且填充整個間隙。另外,亦可能需要鉬層可以覆蓋包括不同種類材料之間隙的全部表面。 The surface of the gap may contain a type of deposition material. Alternatively, the surfaces of the gaps may contain different kinds of deposited materials. The surface of the gap may, for example, comprise aluminum oxide and/or titanium nitride. It may be difficult to deposit molybdenum on different materials in the gap when, for example, a molybdenum conductive layer may be required in the gap. It may be desired that the molybdenum layer may cover the entire surface of the gap and fill the entire gap. In addition, it may also be desirable that the molybdenum layer can cover the entire surface including gaps of different kinds of materials.
為了填充整個間隙,種子層可沈積於間隙中且主體層可沈積於該種子層上。種子層可藉由依序重複預處理原子層沈積(ALD)循環來形成。或者, 種子層可藉由化學氣相沈積(CVD)程序來形成。CVD程序可為脈衝式的,其中第一前驅體以脈衝供應至基板上,同時將第一反應物持續地供應至基板上,或反之亦然。主體層可藉由依序重複主體ALD循環來沈積於種子層上。或者,該主體層可藉由CVD程序來沈積於種子層上。CVD程序可為脈衝式的,其中第二前驅體以脈衝供應至基板上,同時將第二反應物持續地供應至基板上,或反之亦然。 To fill the entire gap, a seed layer can be deposited in the gap and a bulk layer can be deposited on the seed layer. The seed layer can be formed by sequentially repeating the pretreatment atomic layer deposition (ALD) cycle. or, The seed layer can be formed by a chemical vapor deposition (CVD) process. The CVD process can be pulsed, wherein the first precursor is pulsed onto the substrate while the first reactant is continuously supplied onto the substrate, or vice versa. The bulk layer can be deposited on the seed layer by sequentially repeating bulk ALD cycles. Alternatively, the bulk layer can be deposited on the seed layer by a CVD process. The CVD process can be pulsed, wherein the second precursor is pulsed onto the substrate while the second reactant is continuously supplied onto the substrate, or vice versa.
圖1a及1b顯示一流程圖,說明根據一個具體例沈積一層之方法,其中種子層可沈積於間隙中且主體層可沈積於種子層上。關於種子層之預處理ALD循環1可如圖1a中所示且關於主體層之主體ALD循環2可如圖1b中所示。
Figures 1a and 1b show a flow diagram illustrating a method of depositing a layer according to one embodiment, wherein a seed layer can be deposited in the gap and a bulk layer can be deposited on the seed layer.
在步驟3中將具有間隙之基板提供於反應室中之後,包含金屬及鹵素原子之第一前驅體可以在步驟5中供應至基板,持續第一供應時段T1(參看圖1a)。隨後,藉由例如在步驟7中自反應室移除,例如淨化掉,第一前驅體之一部分,持續第一移除時段R1,可停止第一前驅體向基板之另外供應。另外,該循環可包括將第一反應物供應9至基板,持續第二供應時段T2。第一前驅體及第一反應物的一部分可反應以在基板上形成種子層之至少一部分。通常,在種子層沈積開始之前,其可花費數個(約50個)循環。可例如藉由在步驟11中自反應室移除,例如淨化掉第一反應物之一部分,持續第二移除時段R1,而停止第一反應物向基板之另外供應。
After providing the substrate with the gap in the reaction chamber in
第一前驅體及第一反應物可經選擇以在間隙之表面上具有適當成核作用。預處理ALD循環1可重複N次以沈積種子層,其中N係選擇在100與1000之間,較佳在200與800之間,且更佳在300與600之間。種子層可具有的厚度係在1與20nm之間,較佳在2與10nm之間,更佳在3與7nm之間。
The first precursor and first reactant can be selected to have proper nucleation on the surface of the gap. The
在預處理之後,將ALD循環1重複N次。包含金屬及鹵素原子之第二前驅體可以在步驟11中,藉由主體ALD循環2供應至基板,持續第三供應時
段T3(參看圖1b)。這可以在與圖1a之預處理ALD循環1相同之反應室中或在不同反應室中進行。當有關預處理循環之溫度要求可能不同時,在與預處理ALD循環不同的反應室中進行主體ALD循環可能係有利的。因此,基板轉移可能為必要的。隨後,例如藉由在步驟13中自反應室移除,例如淨化掉第二前驅體之一部分,持續第三移除時段R3,可停止第二前驅體向基板之另外供應。
After pretreatment,
另外,該循環可包括將第二反應物供應15至基板,持續第四供應時段T4。第二前驅體及第二反應物的一部分可反應以在基板上形成主體層之至少一部分。可例如藉由在步驟17中自反應室移除,例如淨化掉第二反應物之一部分,持續第四移除時段R4,而停止第二反應物向基板之另外供應。第二前驅體及第二反應物可經選擇以具有適當電子特性。舉例而言,以具有低電阻率。鉬膜可具有的電阻率係低於3000μΩ-cm,或低於1000μΩ-cm,或低於500μΩ-cm,或低於200μΩ-cm,或低於100μΩ-cm,或低於50μΩ-cm,或低於25μΩ-cm,或低於15μΩ-cm或甚至低於10μΩ-cm。
Additionally, the cycle may include supplying 15 a second reactant to the substrate for a fourth supply period T4. A portion of the second precursor and the second reactant can react to form at least a portion of the bulk layer on the substrate. The further supply of the second reactant to the substrate may eg be stopped by removing, eg purging, a portion of the second reactant from the reaction chamber in
關於主體層之主體ALD循環2可以重複M次,其中M選擇係在200與2000之間,較佳在400與1200之間,且更佳在600與1000之間。主體層可具有的厚度係在1與100nm之間,較佳在5與50nm之間,更佳在10與30nm之間。
The
第一及第二前驅體可包含相同金屬原子。金屬可為過渡金屬原子。該過渡金屬原子可為鉬。 The first and second precursors may contain the same metal atoms. The metal may be a transition metal atom. The transition metal atom may be molybdenum.
第一及第二前驅體可包含相同鹵素原子。該鹵素原子可為氯。藉由具有相同鹵素,fab中工具及程序之檢核可以簡化,因為只有一種鹵素需要評估。第一前驅體可包含五氯化鉬(MoCl5)。 The first and second precursors may contain the same halogen atoms. The halogen atom may be chlorine. By having the same halogen, the verification of tools and procedures in the fab can be simplified because only one halogen needs to be evaluated. The first precursor may include molybdenum pentachloride (MoCl 5 ).
在預處理ALD循環期間,反應室中之處理溫度可選擇在300與800℃之間,較佳在400與700℃之間且更佳在450與550℃之間。使第一前驅體汽化之容器可以維持在40與100℃之間,較佳在60與80℃之間且更佳維持在約70℃。 During the pretreatment ALD cycle, the processing temperature in the reaction chamber can be selected between 300 and 800°C, preferably between 400 and 700°C and more preferably between 450 and 550°C. The vessel for vaporizing the first precursor may be maintained at between 40 and 100°C, preferably between 60 and 80°C and more preferably at about 70°C.
第二前驅體可包含不為金屬或鹵素原子之另外的原子。該另外的原子可為硫屬元素。硫屬元素可為氧、硫、硒或碲。第二前驅體可包含二氯二氧化鉬(VI)(MoO2Cl2)。 The second precursor may contain additional atoms other than metal or halogen atoms. The additional atom may be a chalcogen. The chalcogens can be oxygen, sulfur, selenium or tellurium. The second precursor may include molybdenum(VI) dioxide dichloride (MoO 2 Cl 2 ).
在主體ALD循環期間,處理溫度可在300與800℃之間,較佳在400與700℃之間且更佳在500與650℃之間。使第二前驅體汽化之容器可維持在20與150℃之間,較佳在30與120℃之間且更佳在40與110℃之間。 During the bulk ALD cycle, the processing temperature may be between 300 and 800°C, preferably between 400 and 700°C and more preferably between 500 and 650°C. The vessel for vaporizing the second precursor may be maintained between 20 and 150°C, preferably between 30 and 120°C and more preferably between 40 and 110°C.
將第一及/或第二前驅體供應至反應室中可花費在0.1與10秒之間,較佳在0.5與5秒之間且更佳在0.8與2秒之間選擇的持續時間T1、T3。舉例而言,T1可為1秒且T3可為1.3秒。反應室中第一或第二前驅體之流量可選擇在50與1000sccm之間,較佳在100與500sccm之間,且更佳在200與400sccm之間。反應室中的壓力可選擇在0.1與100托(Torr)之間,較佳在1與50托之間,且更佳在4與20托之間。 Supplying the first and/or second precursor into the reaction chamber may take a duration T1 selected between 0.1 and 10 seconds, preferably between 0.5 and 5 seconds and more preferably between 0.8 and 2 seconds, T3. For example, T1 may be 1 second and T3 may be 1.3 seconds. The flow rate of the first or second precursor in the reaction chamber can be selected between 50 and 1000 sccm, preferably between 100 and 500 sccm, and more preferably between 200 and 400 sccm. The pressure in the reaction chamber can be selected between 0.1 and 100 Torr, preferably between 1 and 50 Torr, and more preferably between 4 and 20 Torr.
第一及第二反應物中之一種或兩種可具有氫原子。第一及第二反應物中之至少一種可包含氫氣(H2)。第一及第二反應物可為相同。將第一及/或第二反應物供應至反應室中的持續時間T2、T4可花費在0.5與50秒之間,較佳在1與10秒之間,且更佳在2與8秒之間。反應室中第一或第二反應物之流量可在50與50000sccm之間,較佳在100與20000sccm之間,且更佳在500與10000sccm之間。 One or both of the first and second reactants may have hydrogen atoms. At least one of the first and second reactants may include hydrogen gas ( H2 ). The first and second reactants can be the same. The duration T2, T4 of supplying the first and/or second reactant into the reaction chamber may take between 0.5 and 50 seconds, preferably between 1 and 10 seconds, and more preferably between 2 and 8 seconds between. The flow rate of the first or second reactant in the reaction chamber may be between 50 and 50000 sccm, preferably between 100 and 20000 sccm, and more preferably between 500 and 10000 sccm.
矽烷可視為第一及/或第二反應物。矽烷之通式係SixH2(x+2),其中x係整數1、2、3、4...矽烷(SiH4)、二矽烷(Si2H6)或三矽烷(Si3H8)可為具有氫原子之第一及或第二反應物之適合例子。
Silanes can be considered as the first and/or second reactant. The general formula of silane is Six H2 ( x +2) , where x is an
自反應室移除,例如淨化掉第一前驅體、第一反應物、第二前驅體及第二反應物中至少一種之一部分,持續時間R1、R2、R3或R4可在0.5與50秒之間、較佳在1與10之間,且更佳在2與8秒之間進行。淨化可使用在將第一前 驅體供應至基板之後;在將第一反應物供應至基板之後;在將第二前驅體供應至種子層之後;以及在將第二反應物供應至種子層之後,以自反應室移除第一前驅體、第一反應物、第二前驅體及第二反應物中至少一種之一部分,持續時間R1、R2、R3或R4。移除可藉由泵送及/或藉由提供淨化氣體來實現。淨化氣體可為惰性氣體,諸如氮氣。 Removing from the reaction chamber, e.g., purging away a portion of at least one of the first precursor, the first reactant, the second precursor, and the second reactant, for a duration R1, R2, R3 or R4 that may be between 0.5 and 50 seconds time, preferably between 1 and 10 seconds, and more preferably between 2 and 8 seconds. Purification can be used before placing the first After the precursor is supplied to the substrate; after the first reactant is supplied to the substrate; after the second precursor is supplied to the seed layer; and after the second reactant is supplied to the seed layer, to remove the first reactant from the reaction chamber A portion of at least one of the precursor, the first reactant, the second precursor, and the second reactant for a period of time R1, R2, R3, or R4. Removal can be accomplished by pumping and/or by providing purge gas. The purge gas may be an inert gas such as nitrogen.
該方法可用於單個或分批式晶圓ALD設備中。該方法包括將基板提供於反應室中且在反應室中之預處理ALD循環可包括:將第一前驅體供應至反應室中之基板上;自反應室淨化掉第一前驅體之一部分;將第一反應物供應反應室中之基板上;且自反應室淨化掉第一反應物之一部分。另外,該方法包括將基板提供於反應室中且在反應室中之主體ALD循環包括:將第二前驅體供應至反應室中之基板上;自反應室淨化掉第二前驅體之一部分;將第二反應物供應至反應室中之基板上;且自反應室淨化掉第二反應物之一部分。 The method can be used in single or batch wafer ALD tools. The method includes providing a substrate in a reaction chamber and a pretreatment ALD cycle in the reaction chamber may include: supplying a first precursor onto the substrate in the reaction chamber; purging a portion of the first precursor from the reaction chamber; The first reactant is supplied on the substrate in the reaction chamber; and a part of the first reactant is purged from the reaction chamber. Additionally, the method includes providing a substrate in a reaction chamber and the bulk ALD cycle in the reaction chamber includes: supplying a second precursor onto the substrate in the reaction chamber; purging a portion of the second precursor from the reaction chamber; A second reactant is supplied onto the substrate in the reaction chamber; and a portion of the second reactant is purged from the reaction chamber.
專門設計用於執行ALD程序的示例性單晶圓反應器為商品名Pulsar®、Emerald®、Dragon®及Eagle®購自ASM International NV(荷蘭阿爾梅勒(Almere,The Netherlands))。該方法亦可在分批式晶圓反應器,例如立式熔爐中執行。舉例而言,沈積程序可在亦購自ASM International N.V.之A412TM立式熔爐中執行。熔爐可具有能容納150個直徑為300mm之半導體基板或晶圓負荷的處理腔室。 Exemplary single wafer reactors specifically designed to perform ALD procedures are commercially available from ASM International NV (Almere, The Netherlands) under the trade names Pulsar®, Emerald®, Dragon®, and Eagle®. The method can also be performed in a batch wafer reactor, such as a vertical furnace. For example, the deposition procedure can be performed in an A412 ™ vertical furnace also available from ASM International NV. The furnace may have a processing chamber capable of holding a load of 150 semiconductor substrates or wafers with a diameter of 300mm.
晶圓反應器可設置有可以控制反應器之控制器及記憶體。記憶體可用程式編程以在控制器上執行時,根據本發明之具體例將前驅體及反應物供應於反應室中。 The wafer reactor may be provided with a controller and memory capable of controlling the reactor. The memory can be programmed to, when executed on the controller, supply precursors and reactants to the reaction chamber in accordance with embodiments of the present invention.
圖2顯示根據本發明之一具體例在基板上填充一層的間隙結構之截面。如所示,該間隙可在所製造的具有實質上水平之頂表面的層中豎直地及水平地延伸。 FIG. 2 shows a cross-section of a gap structure filled with a layer on a substrate according to an embodiment of the present invention. As shown, the gap can extend both vertically and horizontally in the fabricated layer with a substantially horizontal top surface.
該等間隙可具有高縱橫比,因在豎直方向及或水平方向上之深度為遠大於寬度。舉例而言,在豎直方向上,該間隙具有的寬度在頂部為207nm、在中間為169nm且在底部為149nm,而該間隙之深度要大得多,為432nm。舉例而言,在水平方向上,第一間隙自頂部具有34nm之寬度,而該間隙之深度要大得多,為163nm(四捨五入)。該間隙之縱橫比(間隙深度/間隙寬度)可為大於約2、大於約5、大於約10、大於約20、大於約50、大於約75,或在一些情況下甚至大於約100或大於約150或大於約200。 The gaps can have a high aspect ratio, since the depth in the vertical and/or horizontal direction is much greater than the width. For example, in the vertical direction, the gap has a width of 207nm at the top, 169nm in the middle and 149nm at the bottom, while the depth of the gap is much greater at 432nm. For example, in the horizontal direction, the first gap has a width from the top of 34nm, while the depth of the gap is much larger, 163nm (rounded). The aspect ratio of the gap (gap depth/gap width) can be greater than about 2, greater than about 5, greater than about 10, greater than about 20, greater than about 50, greater than about 75, or in some cases even greater than about 100 or greater than about 150 or greater than about 200.
可以注意到,間隙之縱橫比可能很難測定,但在本文中,縱橫比可用表面增強比率(surface enhancement ratio)替代,該表面增強比率可為晶圓或晶圓之部分中間隙之總表面積相對於晶圓或晶圓之部分之平坦表面面積的比率。間隙之表面增強比率(表面間隙/表面晶圓)可為大於約2、大於約5、大於約10、大於約20、大於約50、大於約75,或在一些情況下甚至大於約100或大於約150或大於約200。 It can be noted that the aspect ratio of the gap can be difficult to measure, but in this paper, the aspect ratio can be replaced by the surface enhancement ratio (surface enhancement ratio), which can be compared to the total surface area of the gap in the wafer or part of the wafer. The ratio of the planar surface area of a wafer or portion of a wafer. The surface enhancement ratio of the gap (surface gap/surface wafer) can be greater than about 2, greater than about 5, greater than about 10, greater than about 20, greater than about 50, greater than about 75, or in some cases even greater than about 100 or greater than About 150 or greater than about 200.
間隙之表面可包含不同種類之沈積材料19、21。該表面可例如包含Al2O3或TiN。
The surface of the gap may contain different kinds of deposited
共形金屬層23藉由用第一前驅體依序重複預處理ALD循環沈積種子層且藉由用第二前驅體依序重複主體ALD循環沈積主體層來沈積於間隙之表面上。所用方法之詳細為顯示於圖1a及1b和相關說明中。在一些具體例中,所沈積的含Mo膜可具有階梯覆蓋率為大於約50%、大於約80%、大於約90%、大於約95%、大於約98%、大於約99%。
A
第一及第二前驅體可包含相同金屬原子,例如過渡金屬原子,諸如鉬。第一及第二前驅體可包含相同鹵素原子,例如氯。第一前驅體可包含MoCl5。第二前驅體可包含不為金屬或鹵素原子的另外的原子,例如硫屬原子,諸如氧。第二前驅體可包含二氯二氧化鉬(VI)(MoO2Cl2)。該方法可在原子層沈 積設備中執行。舉例而言,該等沈積程序可在EMERALD® XPALD設備中執行。 The first and second precursors may contain the same metal atoms, for example transition metal atoms such as molybdenum. The first and second precursors may contain the same halogen atoms, such as chlorine. The first precursor may include MoCl5. The second precursor may contain additional atoms other than metal or halogen atoms, for example chalcogen atoms, such as oxygen. The second precursor may include molybdenum(VI) dioxide dichloride (MoO 2 Cl 2 ). The method can be performed in atomic layer deposition equipment. Such deposition procedures can be performed, for example, in EMERALD® XPALD equipment.
第一及第二反應物係氫氣(H2),其係以495sccm流量供應於反應室中,持續5秒時間T2、T4。沖洗氣體氮氣係被用在供應第一前驅體之後;供應第一反應物之後;供應第二前驅體之後;以及供應第二反應物之後,持續5秒時間R1、R2、R3或R4。 The first and second reactants are hydrogen gas (H 2 ), which is supplied in the reaction chamber at a flow rate of 495 sccm for a time T2, T4 of 5 seconds. The purge gas nitrogen was used after supplying the first precursor; after supplying the first reactant; after supplying the second precursor; and after supplying the second reactant, for a period of 5 seconds R1, R2, R3 or R4.
在預處理及主體ALD循環期間,處理溫度係約550℃且壓力係約10托。使第一前驅體汽化之容器係約70℃。使第二前驅體汽化之容器係約35℃。 During the pretreatment and bulk ALD cycles, the processing temperature was about 550°C and the pressure was about 10 Torr. The vessel in which the first precursor is vaporized is about 70°C. The vessel in which the second precursor is vaporized is about 35°C.
約4.6nm之種子層係使用預處理ALD循環沈積,持續500個循環,且約21.4nm之主體層係使用主體ALD循環沈積,持續800個循環。如所示,鉬層23係極均勻地沈積於間隙之表面上且具有約26nm總厚度。
A seed layer of about 4.6 nm was deposited using a pretreatment ALD cycle for 500 cycles, and a bulk layer of about 21.4 nm was deposited using a bulk ALD cycle for 800 cycles. As shown, the
間隙之取向,無論其係水平的抑或豎直的,以及間隙之寬度看來不會實質上影響層23之厚度。此外,該表面之材料,無論其係Al2O3 19抑或TiN 21看來也不會影響層23之厚度。以此方式,有可能以良好均勻性產生金屬填充之間隙。
The orientation of the gap, whether horizontal or vertical, and the width of the gap do not appear to materially affect the thickness of
該方法亦可用於空間原子層沈積設備中。在空間ALD中,將前驅體及反應物持續地供應於不同物理區段中且基板在該等區段之間移動。可提供至少兩個區段,在此情況下,於基板存在下,可以進行半反應。若基板存在於此類半反應區段中,則單層可由第一或第二前驅體形成。接著,該基板移動至另一個半反應區,在其中ALD循環利用第一或第二反應物完成以形成一個ALD單層。或者,基板位置可以為固定的且氣體供應可以移動,或該兩者之某一組合。為了獲得較厚的膜,此工序可以重複。 The method can also be used in space atomic layer deposition equipment. In spatial ALD, precursors and reactants are continuously supplied in different physical zones and the substrate is moved between the zones. At least two sections may be provided, in which case half-reactions may be performed in the presence of the substrate. If a substrate is present in such a half-reaction zone, a monolayer can be formed from either the first or the second precursor. Next, the substrate moves to another half-reaction zone where ALD cycling is completed using either the first or second reactant to form an ALD monolayer. Alternatively, the substrate position can be fixed and the gas supply can be moved, or some combination of the two. This procedure can be repeated for thicker films.
根據空間ALD設備中之一個具體例,該方法包括:將基板放入包含複數個區段之反應室中,每一區段藉由氣幕與相鄰區段分開; 將第一前驅體供應至反應室之第一區段中的基板上;將基板表面對於反應室側向地移動穿過氣幕進入反應室之第二區段;將第一反應物供應至反應室之第二區段中的基板上以形成種子層;將基板表面對於反應室側向地移動穿過氣幕;且重複供應第一前驅體及反應物,包括將基板表面對於反應室側向地移動,以形成種子層。 According to one embodiment of the spatial ALD apparatus, the method comprises: placing the substrate into a reaction chamber comprising a plurality of sections, each section being separated from an adjacent section by an air curtain; supplying a first precursor onto the substrate in a first section of the reaction chamber; moving the substrate surface laterally to the reaction chamber through the gas curtain into a second section of the reaction chamber; supplying the first reactant to the reaction chamber forming a seed layer on a substrate in a second section of the chamber; moving the substrate surface laterally to the reaction chamber through the air curtain; and repeatedly supplying the first precursor and reactant, including moving the substrate surface lateral to the reaction chamber ground to form a seed layer.
為了形成主體層,該方法進一步包括:將基板放入包含複數個區段之反應室中,每一區段藉由氣幕與相鄰區段分開;將第二前驅體供應至反應室之第一區段中的基板上;將基板表面對於反應室側向地移動穿過氣幕進入反應室之第二區段;將第二反應物供應至反應室之第二區段中的基板上以形成主體層;將基板表面對於反應室側向地移動穿過氣幕;且重複供應第二前驅體及反應物,包括將基板表面對於反應室側向地移動,以形成主體層。 To form the bulk layer, the method further includes: placing the substrate into a reaction chamber comprising a plurality of sections, each section being separated from an adjacent section by a gas curtain; supplying a second precursor to a second precursor of the reaction chamber. on the substrate in one section; moving the substrate surface laterally with respect to the reaction chamber through the air curtain into a second section of the reaction chamber; supplying a second reactant onto the substrate in the second section of the reaction chamber to forming the bulk layer; moving the substrate surface laterally with respect to the reaction chamber through the air curtain; and repeatedly supplying the second precursor and reactant, including moving the substrate surface laterally with respect to the reaction chamber to form the bulk layer.
第一及第二前驅體可為不同。第一及第二反應物可為相同且包含氫原子。 The first and second precursors can be different. The first and second reactants can be the same and contain hydrogen atoms.
根據一個具體例,種子層可用化學氣相沈積(CVD)程序沈積,其中第一前驅體及第一反應物係同時供應至基板。主體層可用CVD程序沈積,其中第二前驅體及第二反應物亦可同時供應至基板。 According to one embodiment, the seed layer can be deposited by a chemical vapor deposition (CVD) process, wherein the first precursor and the first reactant are simultaneously supplied to the substrate. The host layer can be deposited by CVD process, wherein the second precursor and the second reactant can also be supplied to the substrate at the same time.
CVD程序可為脈衝式CVD程序,其中前驅體係以脈衝供應至基板,同時將反應物持續地供應至基板。其優勢可在於,較高濃度之反應物可降低鹵素之濃度。高濃度鹵素可能損害在基板上之半導體裝置。 The CVD process may be a pulsed CVD process in which the precursor system is pulsed to the substrate while the reactants are continuously supplied to the substrate. An advantage of this may be that a higher concentration of reactants reduces the concentration of the halogen. High concentrations of halogens can damage semiconductor devices on substrates.
舉例而言,在對於種子層之脈衝式CVD程序中,第一前驅體五 氯化鉬(MoCl5)可以1秒之脈衝與5秒沖洗氣體流量交替地提供。第一反應物氫氣可在500sccm流動速率下持續地供應且基板可保持在550℃。 For example, in a pulsed CVD procedure for the seed layer, the first precursor five Molybdenum chloride (MoCl5) can be provided alternately with 1 second pulses and 5 second purge gas flows. The first reactant hydrogen can be continuously supplied at a flow rate of 500 seem and the substrate can be maintained at 550°C.
專門設計用於執行CVD程序的示例性單晶圓反應器可用商品名Dragon®購自ASM International NV(荷蘭阿爾梅勒)。該方法亦可在分批式晶圓反應器,例如立式熔爐中執行。舉例而言,沈積程序可在亦購自ASM International N.V.之A400TM或A412TM立式熔爐中執行。熔爐可具有能容納150個半導體基板或晶圓負荷之處理腔室。 An exemplary single wafer reactor designed specifically to perform CVD procedures is commercially available from ASM International NV (Almere, The Netherlands) under the trade name Dragon®. The method can also be performed in a batch wafer reactor, such as a vertical furnace. For example, the deposition procedure can be performed in an A400 ™ or A412 ™ vertical furnace, also available from ASM International NV. The furnace may have a processing chamber capable of holding a load of 150 semiconductor substrates or wafers.
對於製造3D NAND記憶體,字線可具有需要低電阻率金屬填充之間隙。現有解決方案可利用TiN作為種子層用於CVD鎢間隙填充。對於當前基於氟之鎢沈積程序,來自WF6前驅體之氟可以擴散。較厚(=3nm)的TiN阻擋層可能係防止氟擴散及擴散之氟攻擊高k Al2O3膜所必需的。然而,錫膜之高電阻率(在3nm下,800μΩ-cm)導致TiN/W疊層電阻率增加,該電阻率增加可能為不合需要的。 For manufacturing 3D NAND memory, word lines may have gaps that require low-resistivity metal fill. Existing solutions utilize TiN as a seed layer for CVD tungsten gapfill. For current fluorine-based tungsten deposition procedures, fluorine from the WF6 precursor can diffuse. A thicker (=3nm) TiN barrier layer may be necessary to prevent fluorine diffusion and the attack of the diffused fluorine on the high-k Al2O3 film. However, the high resistivity of the tin film (800 [mu][Omega]-cm at 3 nm) leads to an increase in resistivity of the TiN/W stack, which may be undesirable.
可能需要一種在基板上形成具有低電阻率同時不含氟之沈積層的改良方法。因此,可提供一種形成層之方法,該方法包括:提供具有間隙之基板,該等間隙係在特徵製造過程中產生;將種子層沈積於該基板上;並將主體層沈積於該種子層上。沈積主體層可包括:供應包含過渡金屬諸如鎢之第二前驅體以在種子層之頂部上沈積主體層。 There may be a need for an improved method of forming deposited layers on substrates having low resistivity while being free of fluorine. Accordingly, there may be provided a method of forming a layer comprising: providing a substrate having gaps created during feature fabrication; depositing a seed layer on the substrate; and depositing a bulk layer on the seed layer . Depositing the bulk layer may include supplying a second precursor comprising a transition metal such as tungsten to deposit the bulk layer on top of the seed layer.
第二前驅體可包含鹵素,諸如氯,以沈積主體層。第二前驅體可為五氯化鎢(V)(WCl5)或六氯化鎢(VI)(WCl6)。主體層可藉由五氯化鎢(V)(WCl5)或六氯化鎢(VI)(WCl6)與氫氣H2以ALD或CVD操作模式反應來沈積。例如,WCl5之反應可在450℃溫度及40托壓力下實現。該等前驅體可以ALD或CVD操作模式提供。 The second precursor may contain a halogen, such as chlorine, to deposit the bulk layer. The second precursor may be tungsten (V) chloride (WCl 5 ) or tungsten (VI) chloride (WCl 6 ). The bulk layer can be deposited by reacting tungsten(V) chloride (WCl 5 ) or tungsten(VI) chloride (WCl 6 ) with hydrogen H 2 in ALD or CVD mode of operation. For example, the reaction of WCl 5 can be achieved at a temperature of 450°C and a pressure of 40 Torr. The precursors can be provided in ALD or CVD modes of operation.
種子層可藉由包含鉬之第一前驅體與氫氣反應來沈積。使用鉬之 種子層的電阻率可為107μΩ-cm(3nm),小於TiN層。特別是對於15nm疊層厚度(相當於30nm CD結構中之間隙填充),使用此方法實現良好間隙填充。藉由使用五氯化鎢(V)(WCl5)或六氯化鎢(VI)(WCl6)在種子層之頂部上沈積主體層,有可能在不使用氟情況下沈積鎢層且仍具有低電阻率。種子層之前驅體可包含過渡金屬(例如鉬(Mo))、鹵素(例如氯(Cl))及可選硫屬原子(例如氧(O))。種子層之前驅體可例如為五氯化物(MoCl5)或二氯二氧化鉬(VI)(MoO2Cl2),兩種皆與氫氣反應。若五氯化鉬(MoCl5)與二氯二氧化鉬(MoO2Cl2)一起使用時,則氫氣之分壓可降低100倍。 The seed layer can be deposited by reacting a first precursor comprising molybdenum with hydrogen gas. The resistivity of the seed layer using molybdenum can be 107 μΩ-cm (3nm), which is smaller than that of the TiN layer. Especially for a stack thickness of 15nm (equivalent to a gapfill in a 30nm CD structure), good gapfill is achieved using this method. By depositing a bulk layer on top of the seed layer using tungsten(V)chloride ( WCl5 ) or tungsten( VI )chloride (WCl6), it is possible to deposit a tungsten layer without using fluorine and still have low resistivity. The precursor for the seed layer may include a transition metal such as molybdenum (Mo), a halogen such as chlorine (Cl), and optionally a chalcogen atom such as oxygen (O). The precursor of the seed layer can be, for example, pentachloride (MoCl 5 ) or molybdenum(VI) dichloride (MoO 2 Cl 2 ), both of which react with hydrogen. If molybdenum pentachloride (MoCl 5 ) is used together with molybdenum dioxide dichloride (MoO 2 Cl 2 ), the partial pressure of hydrogen can be reduced by 100 times.
鉬種子層之沈積速度可為每個循環1.2埃。為進行比較,TiN種子層之沈積速度在相同情況下可為每個循環0.6埃。鉬種子層之沈積速度因而可為足夠的。 The deposition rate of the molybdenum seed layer may be 1.2 Angstroms per cycle. For comparison, the deposition rate of the TiN seed layer may be 0.6 Angstroms per cycle under the same conditions. The deposition rate of the molybdenum seed layer may thus be sufficient.
沈積於種子層上之金屬可為銅。第二前驅體可包含銅。第二前驅體可包含鹵素,諸如氯,以沈積主體層。第二前驅體可包含二氯化銅(II)(CuCl2)或氯化亞銅(CuCl)。該等前驅體可用與氫氣反應之ALD或CVD操作模式提供。 The metal deposited on the seed layer can be copper. The second precursor may include copper. The second precursor may contain a halogen, such as chlorine, to deposit the bulk layer. The second precursor may include copper(II) chloride (CuCl 2 ) or cuprous chloride (CuCl). These precursors can be provided in ALD or CVD modes of operation that react with hydrogen.
沈積於種子層上之金屬可為來自以下之群之過渡金屬或貴金屬:Ti、V、Cr、Mn、Nb、Mo、Ru、Rh、Pd、Ag、Hf、Ta、W、Re、Os、Ir及Pt。在一些具體例中,該層可包含Co或Ni。 The metal deposited on the seed layer may be a transition or noble metal from the following group: Ti, V, Cr, Mn, Nb, Mo, Ru, Rh, Pd, Ag, Hf, Ta, W, Re, Os, Ir and Pt. In some embodiments, this layer may comprise Co or Ni.
在其他具體例中,種子或主體層可包含小於約40原子%、小於約30原子%、小於約20原子%、小於約10原子%、小於約5原子%或甚至小於約2原子%氧。在其他具體例中,種子或主體層可包含小於約30原子%、小於約20原子%、小於約10原子%或小於約5原子%,或小於約2原子%,或甚至小於約1原子%氫。在一些具體例中,種子或主體層可包含小於約10原子%,或小於約5原子%、小於約1原子%,或甚至小於約0.5原子%鹵素原子或氯。在又其他具體例中,種子或主體層可包含小於約10原子%,或小於約5原子%,或小於約2原子%,或小 於約1原子%,或甚至小於約0.5原子%碳。在本文所概述之具體例中,元素之原子百分比(原子%)濃度可利用拉塞福後向散射(Rutherford backscattering,RBS)測定。 In other embodiments, the seed or bulk layer can comprise less than about 40 at%, less than about 30 at%, less than about 20 at%, less than about 10 at%, less than about 5 at%, or even less than about 2 at% oxygen. In other embodiments, the seed or bulk layer can comprise less than about 30 atomic %, less than about 20 atomic %, less than about 10 atomic %, or less than about 5 atomic %, or less than about 2 atomic %, or even less than about 1 atomic % hydrogen. In some embodiments, the seed or bulk layer can comprise less than about 10 at%, or less than about 5 at%, less than about 1 at%, or even less than about 0.5 at% halogen atoms or chlorine. In still other embodiments, the seed or host layer can comprise less than about 10 atomic %, or less than about 5 atomic %, or less than about 2 atomic %, or less than to about 1 atomic percent, or even less than about 0.5 atomic percent carbon. In the embodiments outlined herein, the atomic percent (atomic %) concentrations of elements can be determined using Rutherford backscattering (RBS).
在本發明之一些具體例中,形成一半導體裝置結構,諸如半導體裝置結構可包括形成包含鉬膜之閘電極結構,該閘電極結構具有之有效功函數為大於約4.9eV,或大於約5.0eV,或大於約5.1eV,或大於約5.2eV,或大於約5.3eV,或甚至大於約5.4eV。在一些具體例中,以上提供之有效功函數值可由包含厚度小於約100埃,或小於約50埃,或小於約40埃,或甚至小於約30埃之鉬膜的電極結構展示。 In some embodiments of the present invention, forming a semiconductor device structure, such as a semiconductor device structure may include forming a gate electrode structure comprising a molybdenum film, the gate electrode structure having an effective work function greater than about 4.9 eV, or greater than about 5.0 eV , or greater than about 5.1 eV, or greater than about 5.2 eV, or greater than about 5.3 eV, or even greater than about 5.4 eV. In some embodiments, the effective work function values provided above can be exhibited by electrode structures comprising molybdenum films having a thickness of less than about 100 angstroms, or less than about 50 angstroms, or less than about 40 angstroms, or even less than about 30 angstroms.
熟習此項技術者將理解,在不偏離本發明之範疇情況下,可對上述程序以及結構進行各種省略、添加以及修改。預期可進行具體例之特定特徵及態樣的各種組合或子組合且仍在說明內容之範疇內。所揭示具體例之各種特徵及態樣可依序相互組合或經取代。所有該等修改及變化意欲歸屬於如由隨附申請專利範圍所界定之發明範疇內。 Those skilled in the art will understand that various omissions, additions and modifications can be made to the above-mentioned programs and structures without departing from the scope of the present invention. It is contemplated that various combinations or subcombinations of particular features and aspects of the embodiments can be made and still be within the scope of the description. Various features and aspects of the disclosed embodiments may be combined or substituted in sequence. All such modifications and variations are intended to come within the scope of the invention as defined by the appended claims.
Claims (28)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/691,241 US11056344B2 (en) | 2017-08-30 | 2017-08-30 | Layer forming method |
| US15/691,241 | 2017-08-30 | ||
| US201762607070P | 2017-12-18 | 2017-12-18 | |
| US62/607,070 | 2017-12-18 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201934792A TW201934792A (en) | 2019-09-01 |
| TWI784036B true TWI784036B (en) | 2022-11-21 |
Family
ID=65514591
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW107128027A TWI784036B (en) | 2017-08-30 | 2018-08-10 | Layer forming method |
| TW111140123A TWI839906B (en) | 2017-08-30 | 2018-08-10 | Layer forming method |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW111140123A TWI839906B (en) | 2017-08-30 | 2018-08-10 | Layer forming method |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JP7460319B2 (en) |
| KR (2) | KR102688698B1 (en) |
| CN (1) | CN109427570B (en) |
| TW (2) | TWI784036B (en) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10573522B2 (en) | 2016-08-16 | 2020-02-25 | Lam Research Corporation | Method for preventing line bending during metal fill process |
| TWI852426B (en) | 2018-01-19 | 2024-08-11 | 荷蘭商Asm Ip私人控股有限公司 | Deposition method |
| US20200131628A1 (en) * | 2018-10-24 | 2020-04-30 | Entegris, Inc. | Method for forming molybdenum films on a substrate |
| KR102792797B1 (en) | 2018-11-19 | 2025-04-07 | 램 리써치 코포레이션 | Molybdenum templates for tungsten |
| WO2020159882A1 (en) | 2019-01-28 | 2020-08-06 | Lam Research Corporation | Deposition of metal films |
| US11447864B2 (en) * | 2019-04-19 | 2022-09-20 | Asm Ip Holding B.V. | Layer forming method and apparatus |
| JP2022547025A (en) * | 2019-09-03 | 2022-11-10 | ラム リサーチ コーポレーション | molybdenum deposition |
| JP2022551965A (en) * | 2019-10-15 | 2022-12-14 | ラム リサーチ コーポレーション | molybdenum filling |
| JP7117336B2 (en) * | 2020-01-30 | 2022-08-12 | 株式会社Kokusai Electric | Semiconductor device manufacturing method, program and substrate processing apparatus |
| US11776846B2 (en) * | 2020-02-07 | 2023-10-03 | Asm Ip Holding B.V. | Methods for depositing gap filling fluids and related systems and devices |
| US12448681B2 (en) * | 2020-05-26 | 2025-10-21 | Merck Patent Gmbh | Methods of forming molybdenum-containing films deposited on elemental metal films |
| CN113838794B (en) * | 2020-06-24 | 2024-09-27 | Asmip私人控股有限公司 | Method for forming a layer provided with silicon |
| TWI878570B (en) * | 2020-07-20 | 2025-04-01 | 荷蘭商Asm Ip私人控股有限公司 | Method and system for depositing molybdenum layers |
| KR20220011092A (en) | 2020-07-20 | 2022-01-27 | 에이에스엠 아이피 홀딩 비.브이. | Method and system for forming structures including transition metal layers |
| CN115989338A (en) * | 2020-09-23 | 2023-04-18 | 株式会社国际电气 | Semiconductor device manufacturing method, recording medium, and substrate processing apparatus |
| WO2022072707A1 (en) * | 2020-10-02 | 2022-04-07 | Applied Materials, Inc. | Methods and apparatus for seam reduction or elimination |
| JP2023550331A (en) * | 2020-11-19 | 2023-12-01 | ラム リサーチ コーポレーション | Low resistivity contacts and interconnects |
| KR20230128428A (en) * | 2021-01-05 | 2023-09-05 | 램 리써치 코포레이션 | Molybdenum deposition of features |
| JP7686761B2 (en) * | 2021-02-23 | 2025-06-02 | ラム リサーチ コーポレーション | Deposition of Molybdenum Films on Oxide Surfaces for 3D-NAND |
| TWI859534B (en) * | 2021-05-07 | 2024-10-21 | 美商恩特葛瑞斯股份有限公司 | Deposition process for molybdenum or tungsten materials |
| WO2024201647A1 (en) * | 2023-03-27 | 2024-10-03 | 株式会社Kokusai Electric | Substrate processing method, method for producing semiconductor device, program, and substrate processing apparatus |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW201504247A (en) * | 2013-03-15 | 2015-02-01 | 液態空氣喬治斯克勞帝方法研究開發股份有限公司 | Bis(alkylimido)-bis(alkylguanidino) molybdenum molecule for deposition of molybdenum containing films |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1386043A (en) * | 2001-05-14 | 2002-12-18 | 长春石油化学股份有限公司 | Deposition method of copper interconnection seed layer for integrated circuit |
| US6869876B2 (en) * | 2002-11-05 | 2005-03-22 | Air Products And Chemicals, Inc. | Process for atomic layer deposition of metal films |
| KR100487639B1 (en) * | 2002-12-11 | 2005-05-03 | 주식회사 하이닉스반도체 | Method for forming metal line of semiconductor device |
| US20040168627A1 (en) * | 2003-02-27 | 2004-09-02 | Sharp Laboratories Of America, Inc. | Atomic layer deposition of oxide film |
| JP2006228923A (en) * | 2005-02-17 | 2006-08-31 | Kyushu Univ | Thin film manufacturing method |
| KR100719803B1 (en) * | 2005-09-08 | 2007-05-18 | 주식회사 아이피에스 | Titanium aluminum nitride thin film formation method using atomic layer deposition method |
| US7432200B2 (en) * | 2005-12-15 | 2008-10-07 | Intel Corporation | Filling narrow and high aspect ratio openings using electroless deposition |
| US7354849B2 (en) * | 2006-02-28 | 2008-04-08 | Intel Corporation | Catalytically enhanced atomic layer deposition process |
| US20080242097A1 (en) * | 2007-03-28 | 2008-10-02 | Tim Boescke | Selective deposition method |
| TWI493058B (en) * | 2007-05-15 | 2015-07-21 | 應用材料股份有限公司 | Atomic layer deposition method of tungsten material |
| JP5582727B2 (en) * | 2009-01-19 | 2014-09-03 | 株式会社東芝 | Semiconductor device manufacturing method and semiconductor device |
| US8637390B2 (en) * | 2010-06-04 | 2014-01-28 | Applied Materials, Inc. | Metal gate structures and methods for forming thereof |
| US8945305B2 (en) * | 2010-08-31 | 2015-02-03 | Micron Technology, Inc. | Methods of selectively forming a material using parylene coating |
| US8785310B2 (en) * | 2012-01-27 | 2014-07-22 | Tokyo Electron Limited | Method of forming conformal metal silicide films |
| US20150001720A1 (en) * | 2013-06-27 | 2015-01-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect Structure and Method for Forming Interconnect Structure |
| CN105453230B (en) * | 2013-08-16 | 2019-06-14 | 应用材料公司 | Tungsten Deposition with Tungsten Hexafluoride (WF6) Etch Back |
| US9556516B2 (en) | 2013-10-09 | 2017-01-31 | ASM IP Holding B.V | Method for forming Ti-containing film by PEALD using TDMAT or TDEAT |
| US10109534B2 (en) * | 2014-03-14 | 2018-10-23 | Applied Materials, Inc. | Multi-threshold voltage (Vt) workfunction metal by selective atomic layer deposition (ALD) |
| JP2016098406A (en) * | 2014-11-21 | 2016-05-30 | 東京エレクトロン株式会社 | Film deposition method of molybdenum film |
| US10121671B2 (en) * | 2015-08-28 | 2018-11-06 | Applied Materials, Inc. | Methods of depositing metal films using metal oxyhalide precursors |
| WO2017056187A1 (en) * | 2015-09-29 | 2017-04-06 | 株式会社日立国際電気 | Semiconductor device manufacturing method, substrate processing device, and recording medium |
-
2018
- 2018-08-10 TW TW107128027A patent/TWI784036B/en active
- 2018-08-10 TW TW111140123A patent/TWI839906B/en active
- 2018-08-28 CN CN201810988222.7A patent/CN109427570B/en active Active
- 2018-08-29 JP JP2018159862A patent/JP7460319B2/en active Active
- 2018-08-29 KR KR1020180102066A patent/KR102688698B1/en active Active
-
2022
- 2022-11-08 KR KR1020220148055A patent/KR102805414B1/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW201504247A (en) * | 2013-03-15 | 2015-02-01 | 液態空氣喬治斯克勞帝方法研究開發股份有限公司 | Bis(alkylimido)-bis(alkylguanidino) molybdenum molecule for deposition of molybdenum containing films |
Also Published As
| Publication number | Publication date |
|---|---|
| KR102805414B1 (en) | 2025-05-12 |
| KR20190024806A (en) | 2019-03-08 |
| CN109427570A (en) | 2019-03-05 |
| TW201934792A (en) | 2019-09-01 |
| TW202305163A (en) | 2023-02-01 |
| TWI839906B (en) | 2024-04-21 |
| CN109427570B (en) | 2024-04-12 |
| JP2019044266A (en) | 2019-03-22 |
| KR20220155951A (en) | 2022-11-24 |
| KR102688698B1 (en) | 2024-07-25 |
| JP7460319B2 (en) | 2024-04-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI784036B (en) | Layer forming method | |
| US20190067095A1 (en) | Layer forming method | |
| US20210313182A1 (en) | Layer forming method | |
| US12119228B2 (en) | Deposition method | |
| CN111826631B (en) | Layer forming method and device | |
| JP7574360B2 (en) | Molybdenum Filling for 3D NAND and Other Applications | |
| TWI863892B (en) | Methods for depositing a molybdenum metal film on a dielectric surface of a substrate and related semiconductor device structures | |
| US11295980B2 (en) | Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures | |
| US10910262B2 (en) | Method of selectively depositing a capping layer structure on a semiconductor device structure | |
| JP2020029616A (en) | Method for depositing molybdenum metal film on dielectric surface of substrate and related semiconductor device structures |