CN1386043A - Deposition method of copper interconnection seed layer for integrated circuit - Google Patents
Deposition method of copper interconnection seed layer for integrated circuit Download PDFInfo
- Publication number
- CN1386043A CN1386043A CN 01116074 CN01116074A CN1386043A CN 1386043 A CN1386043 A CN 1386043A CN 01116074 CN01116074 CN 01116074 CN 01116074 A CN01116074 A CN 01116074A CN 1386043 A CN1386043 A CN 1386043A
- Authority
- CN
- China
- Prior art keywords
- palladium
- ion
- deposition process
- conductive wire
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
本发明是关于一种在积体电路铜内连线晶种层的沉积方法。亦即经由置换溶液的催化,直接于阻障层的上进行置换镀以沉积一金属层,以取代原铜晶种层的方法。并于置换镀后施行铜电镀程序,以制造次微米的铜质内连线结构。The invention relates to a deposition method of a wiring seed layer in an integrated circuit copper. That is to say, through the catalysis of the replacement solution, the replacement plating is directly performed on the barrier layer to deposit a metal layer to replace the original copper seed layer. Copper electroplating is performed after displacement plating to manufacture sub-micron copper interconnect structures.
为了配合体积更小、效能更高的积体电路,内连线的制作必须要能达到深次微米的要求。然而因电阻及电迁移阻抗等性质,在传统制程中所使用的铝金属已不再具有绝对的优势。相对的,铜金属则具有低电阻、较高的融点及较佳的电迁移阻抗等优点,而原先无法使用干式蚀刻制程的缺点及扩散到氧化层的问题也已通过金属镶嵌技术的开发及挡层材料的研究发展而克服,可说已被视为下一世代IC内连线的最佳物质。In order to cooperate with integrated circuits with smaller volume and higher performance, the fabrication of interconnection lines must be able to meet the requirements of sub-micron depth. However, due to properties such as resistance and electromigration resistance, the aluminum metal used in the traditional manufacturing process no longer has absolute advantages. In contrast, copper metal has the advantages of low resistance, high melting point, and better electromigration resistance. The shortcomings of the original dry etching process and the problem of diffusion to the oxide layer have also been overcome by the development of damascene technology and It can be said that it has been regarded as the best material for the next generation of IC interconnection.
目前,铜金属沉积制程在积体电路或印刷电路板工业中,都是相当重要的制程,特别是在高深宽比的微细线路上。现今在研究积体电路应用铜为内连线的技术中,大致使用以下几种方式来沉积铜金属:溅镀、物理气相沉积、化学气相沉积或电化学沉积等。At present, the copper metal deposition process is a very important process in the integrated circuit or printed circuit board industry, especially on fine lines with high aspect ratio. Nowadays, in the research on the technology of using copper as interconnection in integrated circuits, the following methods are roughly used to deposit copper metal: sputtering, physical vapor deposition, chemical vapor deposition or electrochemical deposition.
其中,物理气相沉积,在开口包封的问题上,已经到达困难重重的地步。化学气相沉积在铜制程上产生非挥发性CuCl2固体,在生产温度环境下无法形成蒸气,成为急待克服的难题。因此以高导电的铜线路取代铝线路必须以其它方式执行。Among them, physical vapor deposition has reached a difficult point on the problem of opening encapsulation. Chemical vapor deposition produces non-volatile CuCl 2 solids in the copper process, which cannot form vapor under the production temperature environment, which has become an urgent problem to be overcome. The replacement of aluminum lines by highly conductive copper lines must therefore be performed in other ways.
以电镀法沉积铜层,在美国专利第5256274号揭示其镀液中含有12盎司/加仑水的五水硫酸铜、10%浓硫酸、50ppm的氯离子及添加剂0.4%。而IBM公司经过逾十年的研发,在1997年底亦正式宣布成功地以电化学沉积法在IC晶片上完成0.25μm以下的铜质线路。至今,铜金属电镀的优点已被半导体界所认同。The copper layer is deposited by electroplating. US Pat. No. 5,256,274 discloses that the plating solution contains copper sulfate pentahydrate at 12 oz/gallon of water, 10% concentrated sulfuric acid, 50 ppm of chloride ions and 0.4% of additives. After more than ten years of research and development, IBM also officially announced at the end of 1997 that it had successfully completed copper circuits below 0.25 μm on IC chips by electrochemical deposition. So far, the advantages of copper metal plating have been recognized by the semiconductor industry.
在以电镀方式沉积铜层之前,必须先在硅晶圆上先以溅镀或化学气相沉积的方式沉积上一层扩散阻障层及铜金属的晶种层薄膜。扩散阻障层的材料目前多以氮化钛(TiN)或是氮化钽(TaN)为主,其目的主要在阻止铜金属与介电层二氧化硅之间的扩散作用。而铜晶种层则是作为电镀时导电之用。Before depositing the copper layer by electroplating, a diffusion barrier layer and a copper seed layer film must be deposited on the silicon wafer by sputtering or chemical vapor deposition. Currently, the material of the diffusion barrier layer is mostly titanium nitride (TiN) or tantalum nitride (TaN), the purpose of which is mainly to prevent the diffusion between the copper metal and the dielectric layer silicon dioxide. The copper seed layer is used for conducting electricity during electroplating.
在置换反应的学术研究上,1997年Yosi Shacham-Diamand等人(THEELECTROCHEMCIAL SOCIETY 144 P.898-908,1997)曾提出以溶液湿式活化氮化钛表面的配方,以产生一层Cu层,作为电镀或无电镀的晶种层,如此可免去用昂贵的PVD或CVD法来制备晶种层。而在工业研究上,则有美商万国商业机器公司提出以含氢氟酸及硫酸铜的溶液活化氮化钛表面,使之置换镀上一层铜晶种层的方法。此一方法在中国专利申请第86119270号中有详细的说明。In the academic research on the replacement reaction, in 1997 Yosi Shacham-Diamand et al. (THEELECTROCHEMCIAL SOCIETY 144 P.898-908, 1997) proposed a formula for wet activation of the titanium nitride surface with a solution to produce a Cu layer as an electroplating Or an electroless seed layer, so that expensive PVD or CVD methods can be used to prepare the seed layer. In terms of industrial research, American International Business Machines Corporation proposed a method of activating the surface of titanium nitride with a solution containing hydrofluoric acid and copper sulfate, so that it can be replaced and plated with a copper seed layer. This method is described in detail in Chinese Patent Application No. 86119270.
利用置换镀的方式,在阻障层材料表面沉积上一层金属层的方式,在美国专利第4574095号揭示以光照射的方式催化反应,将钯金属沉积于硅基材上,再施以后续的无电镀制程沉积上铜金属。Utilizing the method of displacement plating to deposit a layer of metal layer on the surface of the barrier layer material, US Patent No. 4574095 discloses that the catalytic reaction is catalyzed by light irradiation, and palladium metal is deposited on the silicon substrate, and then the subsequent The electroless plating process deposits copper metal.
Wong亦曾于美国专利第5358907号揭示以置换镀的方式,可将IB、IIB、IIIA、IVB、VB、VIB、VIIB或VIIIB等各族的金属沉积于硅基材或是含硅的化合物之上,其置换液配方中含有氢氟酸(HF)。Wong also disclosed in U.S. Patent No. 5,358,907 that by means of displacement plating, metals of various groups such as IB, IIB, IIIA, IVB, VB, VIB, VIIB, or VIIIB can be deposited on silicon substrates or silicon-containing compounds. above, its replacement fluid formula contains hydrofluoric acid (HF).
Valery M.Dubin等人则于美国专利第5891513号揭示可将置换镀的方法使用于积体电路上,该专利提及以含有0.001-2.0mol/l铜离子、0.001-5.0mol/l的氟离子及0.01-10mg/l的界面活性剂的溶液可在氮化钛基材上沉积上铜的晶种层,而后再施以无电镀以增加铜层的厚度。Valery M.Dubin et al. disclosed in U.S. Patent No. 5891513 that the method of displacement plating can be used on integrated circuits. The solution of ions and 0.01-10 mg/l surfactant can deposit a copper seed layer on the titanium nitride substrate, and then apply electroless plating to increase the thickness of the copper layer.
众所周知,电镀为电化学沉积法的一种,其原理为外加电压以造成阴阳极,产生个别的电化学半反应。其中阳极发生氧化反应,而阴极则产生还原反应,亦即溶液中的离子还原成原子态并镀于极板表面。现今的方法即是应用此种原理制造铜质内连线,以连接积体电路各部分的元件。传统的电镀制造程序如图1-图7所示。As we all know, electroplating is a kind of electrochemical deposition method. Its principle is to apply an external voltage to form a cathode and an anode, and generate individual electrochemical half-reactions. Among them, the oxidation reaction occurs at the anode, while the reduction reaction occurs at the cathode, that is, the ions in the solution are reduced to atomic state and plated on the surface of the plate. The current method is to apply this principle to make copper interconnects to connect the components of various parts of the integrated circuit. The traditional electroplating manufacturing procedure is shown in Figure 1-Figure 7.
图1中,1为最初的基材,亦即硅晶圆本身。2和4为硅的氮化层,亦即氮化硅(SiN),3为经过热处理程序后所产生的介电层,亦即硅的氧化物亦即二氧化硅。In FIG. 1 , 1 is the initial substrate, that is, the silicon wafer itself. 2 and 4 are silicon nitride layers, that is, silicon nitride (SiN), and 3 is a dielectric layer produced after a heat treatment process, that is, silicon oxide, that is, silicon dioxide.
图2中的8为因应整颗积体电路线路布局上的需要以设计光罩,并于基材表面所涂布上的光阻。8 in FIG. 2 is a photomask designed to meet the needs of the layout of the entire integrated circuit, and the photoresist coated on the surface of the substrate.
图3中为经过微影蚀刻程序后所得到的图形,可发现有部分介电层及氮化层都被移除,最后并除去光阻8。FIG. 3 is the pattern obtained after the lithographic etching process. It can be found that part of the dielectric layer and the nitride layer are removed, and finally the photoresist 8 is removed.
图4中则在介电层4的上沉积一层扩散阻障层材料5,如氮化钛(TiN)、氮化钽(TaN)或钽(Ta),其功能为防止铜层在后段热处理制程中扩散至介电层4中,而影响内连线的传输。In Fig. 4, a layer of diffusion
图5中是利用物理气相沉积(PVD)或是化学气相沉积(CVD)的方式镀上一层铜质晶种层6,以作为后续电镀所需的导电层。In FIG. 5 , a
图6中为利用已沉积上的铜晶种层导电,以电镀方式将铜层填满沟槽或孔洞中,7为利用此方式所镀上的铜金属层。In FIG. 6 , the deposited copper seed layer is used to conduct electricity, and the copper layer is filled in the trench or hole by electroplating, and 7 is the copper metal layer plated by this method.
图7为基材经过最后的平面化及化学机械研磨程序,将突出表层的材料抛平。FIG. 7 shows that the base material undergoes the final planarization and chemical mechanical polishing procedures, and the material protruding from the surface layer is polished flat.
重复以上所述图1-图7的步骤则可制造出多层的铜内连线结构。上述方法的主要缺陷在于:By repeating the above-mentioned steps in FIGS. 1-7 , a multi-layer copper interconnection structure can be manufactured. The main disadvantages of the above method are:
由于经由物理或化学气相沉积的方式沉积铜晶种层作为导电之用,必须在真空设备上花费昂贵费用,程序较为复杂,制造成本较高。Since the copper seed layer is deposited by physical or chemical vapor deposition for electrical conduction, expensive vacuum equipment must be spent, the procedure is relatively complicated, and the manufacturing cost is relatively high.
本发明的主要目的在于提供一种积体电路铜内连线晶种层的沉积方法,通过以置换镀方式沉积薄金属层于经过微影制程的沟槽或孔洞中,经由含有添加剂的溶液进行电镀或无电镀程序,以沉积导体于其中,形成内连线或外部线路的金属导线结构,克服现有技术的弊端,达到制造低成本及在积体电路晶片中以次微米尺寸的线路布线的目的。The main purpose of the present invention is to provide a method for depositing a seed layer of an integrated circuit copper interconnection, by depositing a thin metal layer in a groove or hole that has undergone a lithography process by means of displacement plating, through a solution containing additives. Electroplating or electroless plating process, to deposit conductors in it, form the metal wire structure of internal wiring or external wiring, overcome the disadvantages of the existing technology, and achieve low-cost manufacturing and sub-micron-sized wiring in integrated circuit chips Purpose.
本发明第二目的在于提供一种积体电路铜内连线晶种层的沉积方法,通过在积体电路上制造互连结构的方法,包括在硅晶圆基材上沉积形成绝缘介电层,并以微影方式界定及形成线条或通孔,并沉积上阻障层材料后,将此基材浸入活化溶液进行置换镀,以沉积薄金属层于阻障层表面,经含有界面活性剂的溶液以电化学程序沉积导体于其中,以形成互连线路,最后可经由平面化或化学机械研磨程序,形成互连的金属导线结构。The second object of the present invention is to provide a method for depositing a copper interconnection seed layer of an integrated circuit, through the method of manufacturing an interconnection structure on an integrated circuit, including depositing and forming an insulating dielectric layer on a silicon wafer substrate , and define and form lines or through holes by lithography, and after depositing the barrier layer material, the substrate is immersed in the activation solution for displacement plating to deposit a thin metal layer on the surface of the barrier layer, which contains a surfactant The solution is electrochemically deposited with conductors therein to form interconnection lines, and finally planarization or chemical mechanical polishing processes can be used to form interconnected metal wire structures.
本发明的第三个目的在于提供一种积体电路铜内连线晶种层的沉积方法,通过将基材经由溶液活化并以置换镀方式沉积一层金属层,以作为后续电镀程序所需的导电层,而不需要经由物理或化学气相沉积的方式沉积铜晶种层作为导电之用,达到降低积体电路的制造成本及节省在真空设备上的昂贵费用的目的。The third object of the present invention is to provide a method for depositing a copper interconnect seed layer of an integrated circuit, by activating the substrate through a solution and depositing a layer of metal layer by displacement plating, as required for subsequent electroplating procedures The conductive layer does not need to be deposited by physical or chemical vapor deposition as a copper seed layer for conductive purposes, so as to achieve the purpose of reducing the manufacturing cost of integrated circuits and saving expensive expenses on vacuum equipment.
本发明的第四个目的在于提供一种积体电路铜内连线晶种层的沉积方法,通过均匀填充次微米线路的铜层,达到孔洞深宽比大于1,而孔洞或线路的宽度则小至0.2μm以下的目的。The fourth object of the present invention is to provide a method for depositing a copper interconnection seed layer of an integrated circuit. By uniformly filling the copper layer of the sub-micron circuit, the aspect ratio of the hole is greater than 1, and the width of the hole or circuit is less than 1. Purposes as small as 0.2 μm or less.
本发明的目的是这样实现的:一种积体电路铜内连线晶种层的沉积方法,该沉积上的晶种层作为以电镀填充微孔时所需的导电层,其特征在于:它包括如下步骤:The object of the present invention is achieved like this: a kind of deposition method of the copper interconnection seed layer of integrated circuit, the seed layer on this deposition is as the conductive layer needed when filling the microhole with electroplating, it is characterized in that: it Including the following steps:
(1)先配装置换镀液,其包括钯离子化合物0.2-20g/l、卤素离子化合物0.6-60g/l、无机酸0.09-9g/l和/或界面活性剂10-1000ppm;(1) First equip the device to change the plating solution, which includes palladium ion compound 0.2-20g/l, halogen ion compound 0.6-60g/l, inorganic acid 0.09-9g/l and/or surfactant 10-1000ppm;
(2)将已沉积上阻障层材料的基材浸置于置换镀液之中1-20分钟,该置换镀液的pH值在1-7.0之间,温度在20-70℃之间。(2) Dip the substrate on which the barrier layer material has been deposited into a displacement bath for 1-20 minutes, the pH of the displacement bath is between 1-7.0, and the temperature is between 20-70°C.
该钯离子化合物为卤化钯、硝酸钯、硫酸钯、过氯酸钯或醋酸钯。该卤化钯为氯化钯、溴化钯或碘化钯。该卤素离子化合物为含有氟离子、氯离子、溴离子或碘离子的化合物,其来源于卤化氢或其与IA或IIA族金属离子结合的离子化合物。该无机酸为硝酸、硫酸、氢氟酸、氢氯酸、氢溴酸或氢碘酸或过氯酸。该界面活性剂为聚乙二醇、聚丙二醇或乙二醇/丙二醇的共聚物。该阻障层为氮化钽或氮化钛。The palladium ion compound is palladium halide, palladium nitrate, palladium sulfate, palladium perchlorate or palladium acetate. The palladium halide is palladium chloride, palladium bromide or palladium iodide. The halide ion compound is a compound containing fluoride ion, chloride ion, bromide ion or iodide ion, which is derived from hydrogen halide or its ionic compound combined with a group IA or IIA metal ion. The inorganic acid is nitric acid, sulfuric acid, hydrofluoric acid, hydrochloric acid, hydrobromic acid or hydroiodic acid or perchloric acid. The surfactant is a copolymer of polyethylene glycol, polypropylene glycol or ethylene glycol/propylene glycol. The barrier layer is tantalum nitride or titanium nitride.
一种积体电路铜内连线晶种层的沉积方法,该沉积上的晶种层作为以电镀填充微孔时所需的导电层,其特征在于:它包括如下步骤:A method for depositing an integrated circuit copper interconnecting seed layer, the deposited seed layer is used as a conductive layer required for electroplating to fill micropores, and it is characterized in that: it comprises the following steps:
(1)先配装置换镀液,其包括银离子化合物0.2-20g/l、卤素离子化合物0.6-60g/l、无机酸0.09-9g/l及界面活性剂10-1000ppm;(1) first equip the device to change the plating solution, which includes silver ion compound 0.2-20g/l, halogen ion compound 0.6-60g/l, inorganic acid 0.09-9g/l and surfactant 10-1000ppm;
(2)将已沉积上阻障层材料的基材浸置于置换镀液之中1-20分钟,该置换镀液的pH值在1-7.0之间,温度在20-70℃之间。(2) Dip the substrate on which the barrier layer material has been deposited into a displacement bath for 1-20 minutes, the pH of the displacement bath is between 1-7.0, and the temperature is between 20-70°C.
该银离子化合物为硝酸银或过氯酸银。The silver ion compound is silver nitrate or silver perchlorate.
下面结合较佳实施例和附图进一步说明。Further description will be given below in conjunction with preferred embodiments and accompanying drawings.
图1为传统硅晶圆沉积上氧化物及介电层的示意图。FIG. 1 is a schematic diagram of oxide and dielectric layers deposited on a conventional silicon wafer.
图2为传统上光阻后的结构示意图。FIG. 2 is a schematic diagram of the conventional structure after photoresisting.
图3为传统经过微影制程后的结构示意图。FIG. 3 is a schematic diagram of a conventional structure after a lithography process.
图4为传统沉积上阻障层后的晶圆结构示意图。FIG. 4 is a schematic diagram of a wafer structure after conventionally depositing an upper barrier layer.
图5为传统沉积上铜晶种层后的结构示意图。FIG. 5 is a schematic diagram of the structure after conventional deposition of a copper seed layer.
图6为传统将铜金属充填满晶圆表面的孔洞示意图。FIG. 6 is a schematic diagram of conventional holes filled with copper metal on the wafer surface.
图7为传统经过平面化的结构示意图。FIG. 7 is a schematic diagram of a conventional planarized structure.
图8为本发明的沉积上钯金属层以取代铜质晶种层的示意图。FIG. 8 is a schematic diagram of depositing a palladium metal layer to replace a copper seed layer in the present invention.
图9为本发明的在平面氮化钽基材上沉积上一层钯金属的电镜图。Fig. 9 is an electron microscope image of a layer of palladium metal deposited on a planar tantalum nitride substrate according to the present invention.
图10为本发明的在平面氮化钛基材上沉积上一层钯金属的电镜图。Fig. 10 is an electron microscope image of a layer of palladium metal deposited on a planar titanium nitride substrate according to the present invention.
图11为本发明的于氮化钛表面沉积银金属的电镜图。FIG. 11 is an electron microscope image of silver metal deposited on the surface of titanium nitride according to the present invention.
图12为本发明的直接沉积铜层于钯/氮化钽/硅基材表面的电镜图。FIG. 12 is an electron microscope image of the direct deposition of copper layer on the surface of palladium/tantalum nitride/silicon substrate according to the present invention.
图13为本发明的添加界面活性剂再填充微孔的电镜图。Fig. 13 is an electron microscope image of micropores refilled by adding a surfactant in the present invention.
参阅图8-图13,其中图8为本发明中所提出可替代图5中以真空设备沉积上晶种层的步骤。本发明提出一种湿式活化配方,用以活化图4中所沉积上的阻障层材料5氮化钽或是氮化钛,并使其与溶液中的金属离子发生置换反应。该配方的组成为钯离子化合物0.2-20g/l、卤素离子化合物0.6-60g/l、无机酸0.9-9g/l及界面活性剂10-1000ppm,例如:氯化钯为1.77g/l,氟化氢铵(NH4F·HF)为5.7g/l,硝酸为0.63g/l。其方法为将已经沉积上阻障层材料的基材浸置于置换镀液之中5分钟,该置换镀液的pH值约在4.5左右,温度在40℃。配方中的氯化钯用以提供钯金属的离子来源,而氟化氢铵则为驱动此一反应的重要关键。事实上,氟化氢铵本身即为氟化氢的缓冲溶液。另外,由于氯化钯于水溶液中的溶解度不高,硝酸可用以增加氯化钯的溶解度,并调校溶液的pH值。Referring to FIG. 8-FIG. 13, FIG. 8 is a step proposed in the present invention to replace the step of depositing the upper seed layer with vacuum equipment in FIG. 5. The present invention proposes a wet activation formula for activating the
在发明中,置换镀不仅可在硅基材、各类硅化物或是氮化钛基材上施行,亦可在氮化钽基材上施行。而对于作为铜质导线的阻障层材料而言,氮化钽的信赖度及化学稳定性较柱状结构的氮化钛更佳。此点将有助于本发明于工业上的应用性。In the invention, the displacement plating can be performed not only on silicon substrates, various silicides or titanium nitride substrates, but also on tantalum nitride substrates. As for the barrier layer material of copper wire, the reliability and chemical stability of tantalum nitride are better than that of columnar structure titanium nitride. This point contributes to the industrial applicability of the present invention.
图9显示钯离子经由置换镀的方式,沉积出一层致密的钯金属于平面氮化钽基材表面。FIG. 9 shows that a layer of dense palladium metal is deposited on the surface of a planar tantalum nitride substrate by means of displacement plating of palladium ions.
在本发明中,置换镀的溶液组成中,并非只有铜离子可与氮化钛基材发生反应,如钯金属及银金属均可经由置换镀的方式,于氮化钛基材表面沉积,并作为后续电镀制程所需的导电层。In the present invention, in the composition of the displacement plating solution, copper ions are not the only ones that can react with the titanium nitride substrate. For example, palladium metal and silver metal can be deposited on the surface of the titanium nitride substrate through displacement plating, and As a conductive layer required for the subsequent electroplating process.
图11为银金属经由置换镀方式,沉积于平面的氮化钛基材表面,该配方的组成为:银离子化合物0.2-20g/l、卤素离子化合物0.6-60g/l、无机酸0.9-9g/l及界面活性剂10-1000ppm。Figure 11 shows that silver metal is deposited on the surface of a flat titanium nitride substrate through displacement plating. The composition of the formula is: silver ion compound 0.2-20g/l, halogen ion compound 0.6-60g/l, inorganic acid 0.9-9g /l and surfactant 10-1000ppm.
再者,在本发明中,置换镀的溶液组成中,并非一定要用到具有强烈毒性的氢氟酸,可使用氟化氢铵,亦即氢氟酸的缓冲溶液取代;甚至,其他卤素离子均可用以替代氢氟酸,以驱动金属离子与基材间的置换反应。Furthermore, in the present invention, in the solution composition of displacement plating, it is not necessary to use hydrofluoric acid with strong toxicity, but ammonium bifluoride, i.e. a buffer solution of hydrofluoric acid can be used instead; even other halogen ions can be used To replace hydrofluoric acid to drive the displacement reaction between metal ions and the substrate.
图10即为钯金属经由碘化钾的催化,使置换反应发生,并沉积于氮化钛基材的表面。FIG. 10 shows that palladium metal is catalyzed by potassium iodide to cause a displacement reaction and deposit on the surface of the titanium nitride substrate.
本发明人认为阻障层材料能与溶液中的金属离子发生反应,主要由于卤素离子的参与反应,其总反应又可概括分为两半反应,其中氧化反应为阻障层材料(如氮化钽或氮化钛)与卤素离子产生络合物(complex)并放出电子,该络合物的可能形式为六卤化钛(TiX6 -2或是六卤化钽(TaX6 -2)的络离子。另外,所放出的电子便由溶液中的金属离子所接收,而使得金属离子还原成为金属原子,且沉积于基材之上。这些金属离子包含有铜离子、银离子及钯离子,均属于高还原电位的元素,亦即此类金属离子极易发生氧化还原反应,并还原成为原子态。如此便可解释,为何化学稳定性相当高的氮化钽及氮化钛可经由置换镀的方式,沉积出金属离子。The inventor thinks that the barrier layer material can react with metal ions in the solution, mainly due to the participation of halogen ions in the reaction, and its total reaction can be generally divided into two half reactions, wherein the oxidation reaction is the barrier layer material (such as nitriding Tantalum or titanium nitride) and halogen ions generate a complex (complex) and release electrons. The possible form of the complex is the complex ion of titanium hexahalide (TiX 6 -2 or tantalum hexahalide (TaX 6 -2 ) In addition, the released electrons are received by the metal ions in the solution, so that the metal ions are reduced to metal atoms and deposited on the substrate. These metal ions include copper ions, silver ions and palladium ions, all of which are Elements with high reduction potential, that is, such metal ions are extremely prone to redox reactions and are reduced to atomic states. This can explain why tantalum nitride and titanium nitride with high chemical stability can be replaced by displacement plating. , depositing metal ions.
在阻障层材料上施以置换镀后,便可经由电化学方式,如电镀或无电镀,以沉积镀铜层并加深其厚度。本发明人于此处选择工业上应用较为普遍的电镀方式进行填孔。电镀液的基本配方为:75g/l的无水硫酸铜、92g/l的硫酸和200ppm氯离子。After the displacement plating is applied on the barrier layer material, the copper plating layer can be deposited and thickened by electrochemical means, such as electroplating or electroless plating. Here, the inventor chooses an electroplating method commonly used in industry to fill holes. The basic formula of the electroplating solution is: 75g/l anhydrous copper sulfate, 92g/l sulfuric acid and 200ppm chloride ions.
图12即为经过置换镀程序后,直接以电镀程序沉积镀铜层于钯/氮化钽/硅基材的表面。FIG. 12 shows that after the displacement plating process, the copper plating layer is directly deposited on the surface of the palladium/tantalum nitride/silicon substrate by the electroplating process.
然而由于所欲充填的孔径极小,约仅1.0微米以下,镀液的润湿性亦十分重要。因此,于置换镀液及电镀液中必须添加界面活性剂。However, the wettability of the plating solution is also very important because the pore size to be filled is extremely small, only about 1.0 micron or less. Therefore, surfactants must be added to the replacement plating solution and electroplating solution.
添加剂方面,美国专利第4110176号揭示可以反应产物形成的聚烷醇四级铵盐,可自酸性镀铜液中沉积出明亮、低应力且具有延展性的铜层。而美国专利4975159号中整理并表列出许多种类的添加剂。包含有如经由烷基氧化的内酰胺,具有水促溶性基团的含硫化物及有机化合物三大类。本发明选择了聚乙烯醇作为置换镀及电镀液中的添加剂,其作用与传统技术完全不同。In terms of additives, US Patent No. 4110176 discloses a polyalkanol quaternary ammonium salt formed from a reaction product, which can deposit a bright, low-stress and ductile copper layer from an acidic copper plating solution. And U.S. Patent No. 4,975,159 organizes and lists many kinds of additives. It includes three categories such as lactams through alkyl oxidation, sulfides with water-solubilizing groups and organic compounds. The present invention selects polyvinyl alcohol as the additive in the displacement plating and electroplating solution, and its effect is completely different from that of the traditional technology.
图13为置换镀液中添加界面活性剂聚乙烯醇(PEG 5000)后,再以电镀方式填充微孔所得的横剖面示意图。Figure 13 is a schematic cross-sectional view of the micropores filled by electroplating after adding surfactant polyvinyl alcohol (PEG 5000) to the displacement plating solution.
在电镀系统方面,本发明以R.J.Contolinii的装置为参考,电镀系统分为电镀主槽、循环过滤系统、自动控制系统三部分。其中电镀主槽为一圆筒状的设计,槽体分为内、中、外三层,内层为溶液进行电镀的区域,槽体为一直径10公分,高7.5公分的中空有底无盖的圆柱体,壁厚约5公厘,槽体的底部有一垂直槽底、开口1公分、高5公厘的固定玻璃管与外部的管路、泵体及流量计相接,有外部镀液进入内层槽体的入口,镀液以此方式直接冲刷阴极,为一种喷流设计,用以加强金属离子的质传效果。中层槽体主要为溢流区及过滤通道,槽底为内槽槽底的延伸,槽壁高11公分。外层槽体为封闭式的设计,容积约为1.8公升,包覆着内层与中层槽。槽壁设有低、高两个开口,直径皆为8公厘,分别为恒温槽水流的输入及输出口,通过恒温水流的循环,可维持镀液恒温,使电镀工作可在恒温下操作。In terms of the electroplating system, the present invention takes the device of R.J.Contolinii as a reference, and the electroplating system is divided into three parts: electroplating main tank, circulation filter system and automatic control system. Among them, the electroplating main tank is designed in a cylindrical shape. The tank body is divided into inner, middle and outer layers. The inner layer is the area where the solution is electroplated. The tank body is a hollow with a diameter of 10 cm and a height of 7.5 cm without a cover. The cylinder has a wall thickness of about 5 mm. The bottom of the tank has a vertical tank bottom, an opening of 1 cm, and a fixed glass tube with a height of 5 mm connected to the external pipeline, pump body and flowmeter. Entering the entrance of the inner tank, the plating solution directly flushes the cathode in this way, which is a jet flow design to enhance the mass transfer effect of metal ions. The middle tank body is mainly the overflow area and the filter channel, the bottom of the tank is an extension of the bottom of the inner tank, and the height of the tank wall is 11 cm. The outer tank is a closed design with a volume of about 1.8 liters, covering the inner and middle tanks. There are two openings on the tank wall, the lower one and the higher one, both with a diameter of 8 mm, which are the input and output ports of the water flow in the constant temperature tank respectively. Through the circulation of the constant temperature water flow, the constant temperature of the plating solution can be maintained, so that the electroplating work can be operated at a constant temperature.
整个电镀槽的设计提供了阴、阳极的电镀装置,且可加入参考电极、温度计、酸碱度计等各种感测器,并透过恒温槽加以控温,加上可控制流速的喷流式搅拌设计,使得大部分的工作皆可在电镀槽进行,而不必再有副槽,镀槽内镀液容积约为1公升,圆柱状的槽体设计和上、下配置的阴、阳极摆设约略呈一对称的几何形状,其目的在于使镀槽内的电场及流场分布较为对称,实验的操作条件较为单纯。The design of the entire electroplating tank provides cathode and anode electroplating devices, and various sensors such as reference electrodes, thermometers, pH meters, etc. can be added, and the temperature is controlled through a constant temperature bath, plus jet stirring that can control the flow rate Design, so that most of the work can be carried out in the electroplating tank without having to have an auxiliary tank. The volume of the plating solution in the plating tank is about 1 liter. The cylindrical tank design and the upper and lower cathode and anode arrangements roughly resemble A symmetrical geometric shape aims to make the distribution of the electric field and the flow field in the plating tank relatively symmetrical, and the operating conditions of the experiment are relatively simple.
镀液进入镀槽前,先经过活性碳处理,以去除有机杂质,再分别以10μ、5μ、1μ滤心过滤。在电镀过程中有一循环过滤系统,主要由一个泵体及两个过滤器组成,滤心分别可过滤1μ及0.2μ,过滤速率为1.5L/min,以去除镀液中的微小粒子。自动控制系统由恒电位仪及内含自动实验(Autolab)软件的电脑主机构成。EG&G公司所出的362型恒电位仪可供给镀槽一稳定的电流,并随时由自动实验(Autolab)软件加以监控和读取资料。Before the plating solution enters the plating tank, it is first treated with activated carbon to remove organic impurities, and then filtered with 10μ, 5μ, and 1μ filters respectively. There is a circulating filtration system in the electroplating process, which is mainly composed of a pump body and two filters. The filter cores can filter 1μ and 0.2μ respectively, and the filtration rate is 1.5L/min to remove tiny particles in the plating solution. The automatic control system consists of a potentiostat and a host computer with Autolab software. The 362-type potentiostat produced by EG&G can supply a stable current to the plating tank, and it can be monitored and read by the automatic experiment (Autolab) software at any time.
经过实验,本发明的置换镀的配方组成包括如下的优选配方:Through experiment, the formula composition of displacement plating of the present invention comprises following preferred formula:
1、氯化钯10g/l、氯化钠30g/l、硝酸4.5g/l及聚乙二醇400ppm。1. Palladium chloride 10g/l, sodium chloride 30g/l, nitric acid 4.5g/l and polyethylene glycol 400ppm.
2、硝酸银12g/l、氯化钠35g/l、硝酸5.0g/l及聚乙二醇500ppm。2. Silver nitrate 12g/l, sodium chloride 35g/l, nitric acid 5.0g/l and polyethylene glycol 500ppm.
3、硝酸银15g/l、氯化钠40g/l、硝酸6.0g/l及聚乙二醇/丙二醇600ppm。3. Silver nitrate 15g/l, sodium chloride 40g/l, nitric acid 6.0g/l and polyethylene glycol/propylene glycol 600ppm.
Claims (12)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 01116074 CN1386043A (en) | 2001-05-14 | 2001-05-14 | Deposition method of copper interconnection seed layer for integrated circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 01116074 CN1386043A (en) | 2001-05-14 | 2001-05-14 | Deposition method of copper interconnection seed layer for integrated circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1386043A true CN1386043A (en) | 2002-12-18 |
Family
ID=4662373
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 01116074 Pending CN1386043A (en) | 2001-05-14 | 2001-05-14 | Deposition method of copper interconnection seed layer for integrated circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1386043A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102574275A (en) * | 2009-10-06 | 2012-07-11 | 日本精细钢铁株式会社 | Fixed abrasive grain wire, process for producing the fixed abrasive grain wire, and abrasive grains for use in fixed abrasive grain wire |
| CN109427570A (en) * | 2017-08-30 | 2019-03-05 | Asm Ip控股有限公司 | Layer forming method |
| CN110670053A (en) * | 2019-10-18 | 2020-01-10 | 北京曙光航空电气有限责任公司 | Silver plating method for metal surface |
-
2001
- 2001-05-14 CN CN 01116074 patent/CN1386043A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102574275A (en) * | 2009-10-06 | 2012-07-11 | 日本精细钢铁株式会社 | Fixed abrasive grain wire, process for producing the fixed abrasive grain wire, and abrasive grains for use in fixed abrasive grain wire |
| CN109427570A (en) * | 2017-08-30 | 2019-03-05 | Asm Ip控股有限公司 | Layer forming method |
| CN109427570B (en) * | 2017-08-30 | 2024-04-12 | Asmip控股有限公司 | Layer forming method |
| CN110670053A (en) * | 2019-10-18 | 2020-01-10 | 北京曙光航空电气有限责任公司 | Silver plating method for metal surface |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1238891C (en) | Novel chip interconnect and packaging deposition methods and structures | |
| US6472023B1 (en) | Seed layer of copper interconnection via displacement | |
| CN1246504C (en) | Apparatus and method for electrolytically depositing copper on semiconductor workpiece | |
| CN100378954C (en) | Semiconductor device and method for manufacturing copper wire | |
| KR101105485B1 (en) | Process for through silicon via filling | |
| US20030116439A1 (en) | Method for forming encapsulated metal interconnect structures in semiconductor integrated circuit devices | |
| CN1623228A (en) | Conductive electroless deposition of etch stop layers, liner layers and via plugs for use in interconnect structures | |
| JP2012191226A (en) | Copper interconnect seed layer treatment method and apparatus for treating the same | |
| CN102939408B (en) | Copper electroplating composition and method of filling cavities in semiconductor substrates using same | |
| CN1236984A (en) | Process for forming fine wiring | |
| CN1554113A (en) | Electromachining of flat metal | |
| CN1516895A (en) | Barrier Enhanced Process for Copper Interconnects | |
| JP5203602B2 (en) | Method for direct electroplating of copper onto a non-copper plateable layer | |
| CN1505141A (en) | Structure containing tungsten alloy barrier layer and its manufacturing method | |
| CN1337064A (en) | Method for forming conductor structures by high-purity copper electroplating in the production of integrated circuits | |
| CN1444259A (en) | Method for mfg. semiconductor device | |
| US6998337B1 (en) | Thermal annealing for Cu seed layer enhancement | |
| JP2008502806A (en) | Barrier layer surface treatment method enabling direct copper plating on barrier metal | |
| CN1250545A (en) | Wiring forming method of semiconductor device and semiconductor device | |
| CN1386043A (en) | Deposition method of copper interconnection seed layer for integrated circuit | |
| JP2003113479A (en) | Method for forming crystal layer for copper interconnection of integrated circuit | |
| CN100342062C (en) | Electroplate device, electroplate method and method for manufacturing semiconductor device | |
| US6946386B2 (en) | Process for producing ultrathin homogenous metal layers | |
| KR20240036450A (en) | Selective filling method for through glass via | |
| KR100788279B1 (en) | Step leveling method in copper electroless plating |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |