[go: up one dir, main page]

TWI772967B - High voltage device - Google Patents

High voltage device Download PDF

Info

Publication number
TWI772967B
TWI772967B TW109139974A TW109139974A TWI772967B TW I772967 B TWI772967 B TW I772967B TW 109139974 A TW109139974 A TW 109139974A TW 109139974 A TW109139974 A TW 109139974A TW I772967 B TWI772967 B TW I772967B
Authority
TW
Taiwan
Prior art keywords
frame
region
shaped
well
spacer
Prior art date
Application number
TW109139974A
Other languages
Chinese (zh)
Other versions
TW202137487A (en
Inventor
王鴻森
蔡昀達
柳瑞興
黃士芬
劉和昌
Original Assignee
台灣積體電路製造股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 台灣積體電路製造股份有限公司 filed Critical 台灣積體電路製造股份有限公司
Publication of TW202137487A publication Critical patent/TW202137487A/en
Application granted granted Critical
Publication of TWI772967B publication Critical patent/TWI772967B/en

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0151Manufacturing their isolation regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0281Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of lateral DMOS [LDMOS] FETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/64Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/65Lateral DMOS [LDMOS] FETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113Isolations within a component, i.e. internal isolations
    • H10D62/115Dielectric isolations, e.g. air gaps
    • H10D62/116Dielectric isolations, e.g. air gaps adjoining the input or output regions of field-effect devices, e.g. adjoining source or drain regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • H10D62/126Top-view geometrical layouts of the regions or the junctions
    • H10D62/127Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/351Substrate regions of field-effect devices
    • H10D62/357Substrate regions of field-effect devices of FETs
    • H10D62/364Substrate regions of field-effect devices of FETs of IGFETs
    • H10D62/378Contact regions to the substrate regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/393Body regions of DMOS transistors or IGBTs 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311Gate electrodes for field-effect devices
    • H10D64/411Gate electrodes for field-effect devices for FETs
    • H10D64/511Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/512Disposition of the gate electrodes, e.g. buried gates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/109Reduced surface field [RESURF] PN junction structures

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Emergency Protection Circuit Devices (AREA)

Abstract

A high-voltage device includes a substrate, at least a first isolation in the substrate, a first well region, a frame-like gate structure over the first well region and covering a portion of the first isolation, a drain region in the first well region and separated from the frame-like gate structure by the first isolation, and a source region separated from the drain region by the first isolation and the frame-like gate structure. The first well region, the drain region and the source region include a first conductivity type, and the substrate includes a second conductivity type. The first conductivity type and the second conductivity type are complementary to each other.

Description

高壓裝置High voltage device

本發明實施例係有關高壓裝置。Embodiments of the present invention relate to high-voltage devices.

半導體積體電路(IC)材料、設計、處理及製造中之技術進步已實現IC裝置之大小之不斷縮減,其中各代具有比上一代更小且更複雜的電路。Technological advancements in semiconductor integrated circuit (IC) materials, design, processing, and fabrication have enabled continued reductions in the size of IC devices, with each generation having smaller and more complex circuits than the previous generation.

由於由諸如金屬氧化物半導體場效電晶體(MOSFET)之裝置構成之半導體電路經調適用於諸如高壓橫向擴散金屬氧化物半導體(HV LDMOS)裝置之高壓應用,故隨著先進技術不斷縮小尺度,出現關於降低電壓效能之問題。為防止源極與汲極之間之擊穿,或為減小源極及汲極之電阻,標準MOS製程流程可伴隨多次高濃度植入。隨著裝置可靠性降級,往往發生實質基板洩漏及電壓崩潰。As semiconductor circuits composed of devices such as metal oxide semiconductor field effect transistors (MOSFETs) are adapted for high voltage applications such as high voltage laterally diffused metal oxide semiconductor (HV LDMOS) devices, as advanced technologies continue to shrink in size, A question arises regarding reduced voltage performance. To prevent breakdown between the source and drain, or to reduce the resistance of the source and drain, the standard MOS process flow may be accompanied by multiple high-density implants. Substantial substrate leakage and voltage collapse often occurs as device reliability degrades.

本發明的一實施例係關於一種高壓裝置,其包括:一基板;至少一第一隔離件,其在該基板中;一第一井區;一框架狀閘極結構,其在該第一井區上方且覆蓋該第一隔離件之一部分;一汲極區,其在該第一井區中且藉由該第一隔離件而與該框架狀閘極結構分離;及一源極區,其藉由該第一隔離件及該框架狀閘極結構而與該汲極區分離,其中該第一井區、該汲極區及該源極區包括一第一導電類型,該基板包括一第二導電類型,且該第一導電類型及該第二導電類型彼此互補。An embodiment of the present invention relates to a high-voltage device comprising: a substrate; at least a first spacer in the substrate; a first well region; a frame-shaped gate structure in the first well region above and covering a portion of the first spacer; a drain region in the first well region and separated from the frame gate structure by the first spacer; and a source region separated from the drain region by the first spacer and the frame-shaped gate structure, wherein the first well region, the drain region and the source region comprise a first conductivity type, and the substrate comprises a first Two conductivity types, and the first conductivity type and the second conductivity type are complementary to each other.

本發明的一實施例係關於一種高壓裝置,其包括:一基板,其包括放置於其中的一框架狀隔離件;一框架狀閘極結構,其在該基板上方且覆蓋該框架狀隔離件之一部分;一汲極區,其在該基板中且藉由該框架狀隔離件圍封;一源極區,其在該基板中且在與該汲極區相對之一側上鄰近該框架狀閘極結構;一第一摻雜區,其在該汲極區之下且與該基板分離;及一第二摻雜區,其在該源極區之下且與該源極區及該基板分離,其中該汲極區、該源極區及該第一摻雜區包括一第一導電類型,且該基板及該第二摻雜區包括與該第一導電類型互補的一第二導電類型。An embodiment of the present invention relates to a high-voltage device, which includes: a substrate including a frame-shaped spacer placed therein; a frame-shaped gate structure over the substrate and covering the frame-shaped spacer a portion; a drain region in the substrate and enclosed by the frame-shaped spacer; a source region in the substrate and adjacent to the frame-shaped gate on a side opposite the drain region electrode structure; a first doped region under the drain region and separated from the substrate; and a second doped region under the source region and separated from the source region and the substrate , wherein the drain region, the source region and the first doped region comprise a first conductivity type, and the substrate and the second doped region comprise a second conductivity type complementary to the first conductivity type.

本發明的一實施例係關於一種高壓裝置,其包括:一第一框架狀隔離件及一第二框架狀隔離件,其等彼此分離;覆蓋該第一框架狀隔離件之一部分的一第一框架狀閘極結構及覆蓋該第二框架狀隔離件之一部分的一第二框架狀閘極結構;藉由該第一框架狀隔離件圍封的一第一汲極區及藉由該第二框架狀隔離件圍封的一第二汲極區;圍繞該第一框架狀閘極結構的一第一框架狀源極區及圍繞該第二框架狀閘極結構的一第二框架狀源極區;一第一摻雜區,其圍繞該第一框架狀閘極結構及該第二框架狀閘極結構;及一第二摻雜區,其介於該第一框架狀閘極結構與該第二框架狀閘極結構之間,且耦合至該第一摻雜區,其中該第一汲極區、該第二汲極區、該第一框架狀源極區及該第二框架狀源極區包括一第一導電類型,且該基板、該第一摻雜區及該第二摻雜區包括與該第一導電類型互補的一第二導電類型。An embodiment of the present invention relates to a high-voltage device comprising: a first frame-shaped spacer and a second frame-shaped spacer, which are separated from each other; a first frame-shaped spacer covering a portion of the first frame-shaped spacer frame-shaped gate structure and a second frame-shaped gate structure covering a part of the second frame-shaped spacer; a first drain region enclosed by the first frame-shaped spacer and a second frame-shaped spacer a second drain region enclosed by the frame-shaped spacer; a first frame-shaped source region surrounding the first frame-shaped gate structure and a second frame-shaped source surrounding the second frame-shaped gate structure region; a first doped region surrounding the first frame-shaped gate structure and the second frame-shaped gate structure; and a second doped region between the first frame-shaped gate structure and the Between the second frame-shaped gate structures and coupled to the first doped region, wherein the first drain region, the second drain region, the first frame-shaped source region and the second frame-shaped source The pole region includes a first conductivity type, and the substrate, the first doped region and the second doped region include a second conductivity type complementary to the first conductivity type.

以下揭露提供用於實施所提供之標的之不同構件之許多不同實施例或實例。下文描述組件及配置之特定實例以簡化本揭露。當然,此等僅為實例且非意欲限制。舉例而言,在以下描述中之一第一構件形成於一第二構件上方或上可包含其中該第一構件及該第二構件經形成直接接觸之實施例,且亦可包含其中額外構件可形成在該第一構件與該第二構件之間,使得該第一構件及該第二構件可不直接接觸之實施例。另外,本揭露可在各個實例中重複元件符號及/或字母。此重複出於簡化及清楚之目的且本身不指示所論述之各項實施例及/或組態之間之一關係。The following disclosure provides many different embodiments or examples of different means for implementing the provided subject matter. Specific examples of components and configurations are described below to simplify the present disclosure. Of course, these are only examples and are not intended to be limiting. For example, in the following description a first member is formed over or on a second member may include embodiments in which the first member and the second member are formed in direct contact, and may also include embodiments in which additional members may be An embodiment is formed between the first member and the second member so that the first member and the second member may not be in direct contact. Additionally, the present disclosure may repeat reference numerals and/or letters in various instances. This repetition is for the purpose of simplicity and clarity and does not in itself indicate a relationship between the various embodiments and/or configurations discussed.

意欲結合隨附圖式閱讀闡釋性實施例之此描述,該等隨附圖式被認為係整個書面描述之部分。在本文中揭露之實施例之描述中,對方向或定向之任何引用僅意欲方便描述且絕不意欲限制本揭露之範疇。諸如「下」、「上」、「水平」、「垂直」、「在…上方」、「在…下方」、「上」、「下」、「頂部」及「底部」以及其等派生詞(例如,「水平地」、「向下地」、「向上地」等)之相對術語應被解釋為指代如接著描述或如被論述圖式中展示之定向。此等相對術語僅為方便描述且不要求以一特定定向構造或操作設備。除非另外明確描述,否則諸如「附接」、「附加」、「連接」及「互連」之術語指代其中結構透過中介結構彼此直接或間接固定或附接的一關係,以及可移動或剛性附接或關係。此外,藉由參考實施例繪示本揭露之特徵及優點。因此,本揭露明確不應限於繪示可能單獨或在特徵之其他組合中存在之特徵之一些可能非限制組合之此等實施例,藉由隨附至本揭露之發明申請專利範圍定義本揭露之範疇。This description of illustrative embodiments is intended to be read in conjunction with the accompanying drawings, which are considered part of the entire written description. In the description of the embodiments disclosed herein, any reference to direction or orientation is intended only for convenience of description and is in no way intended to limit the scope of the present disclosure. Words such as "below", "upper", "horizontal", "vertical", "above", "below", "upper", "below", "top" and "bottom" and their derivatives ( For example, relative terms "horizontal," "downward," "upward," etc.) should be construed to refer to the orientation as described next or as shown in the discussed drawings. These relative terms are for convenience of description only and do not require that the device be constructed or operated in a particular orientation. Unless expressly described otherwise, terms such as "attached," "attached," "connected," and "interconnected" refer to a relationship in which structures are directly or indirectly fixed or attached to each other through intervening structures, as well as movable or rigid Attachment or relationship. Furthermore, the features and advantages of the present disclosure are illustrated by reference to embodiments. Accordingly, the present disclosure expressly should not be limited to these embodiments, which illustrate some possible non-limiting combinations of features that may exist alone or in other combinations of features, which are defined by the scope of the patent application accompanying the present disclosure. category.

儘管陳述本揭露之廣泛範疇之數值範圍及參數係近似值,然儘可能精確地報告特定實例中陳述之數值。然而,任何數值本質上含有必然由各自測試量測中發現之標準偏差所引起之某些誤差。再者,如本文中使用,術語「實質上」、「約」或「大約」通常意謂在一般技術者可預期之一值或範圍內。替代地,術語「實質上」、「約」或「大約」意謂在由一般技術者考量時在平均值之一可接受標準誤差內。一般技術者可瞭解,可接受標準誤差可根據不同技術而變動。除了在操作/工作實例中以外,或除非另有明確指定,否則全部數值範圍、量、值及百分比(諸如針對材料數量、持續時間、溫度、操作條件、量之比率及本文中揭露之其類似者之數值範圍、量、值及百分比)應被理解為在全部例項中由術語「實質上」、「約」或「大約」修飾。因此,除非相反地指示,否則本揭露及隨附發明申請專利範圍中陳述之數值參數係可視需要變動之近似值。至少,各數值參數應依據所報告有效數字之數目且藉由應用普通捨入技術而理解。可在本文中將範圍表達為自一個端點至另一端點或在兩個端點之間。除非另有指定,否則本文中揭露之全部範圍皆包含端點。Notwithstanding that the numerical ranges and parameters setting forth the broad scope of the disclosure are approximations, the numerical values set forth in the specific examples are reported as precisely as possible. Any numerical value, however, inherently contain certain errors necessarily resulting from the standard deviation found in their respective testing measurements. Also, as used herein, the terms "substantially," "about," or "approximately" generally mean within a value or range that one of ordinary skill would expect. Alternatively, the terms "substantially", "about" or "approximately" mean within an acceptable standard error of the mean as considered by one of ordinary skill. Those of ordinary skill will appreciate that the acceptable standard error may vary from technique to technique. Except in operating/working examples, or unless expressly specified otherwise, all numerical ranges, amounts, values and percentages (such as for material amounts, durations, temperatures, operating conditions, ratios of amounts and the like disclosed herein) Numerical ranges, amounts, values, and percentages) should be understood as modified by the terms "substantially," "about," or "approximately" in all instances. Accordingly, unless indicated to the contrary, the numerical parameters set forth in the present disclosure and the appended claims are approximations that may vary as desired. At a minimum, each numerical parameter should be understood in light of the number of reported significant digits and by applying ordinary rounding techniques. Ranges can be expressed herein as from one endpoint to the other or between the two endpoints. All ranges disclosed herein are inclusive of endpoints unless otherwise specified.

通常,要求一高壓裝置在源極/本體與基板之間具有低抗擊穿能力。在一些比較方法中,在一高壓裝置中形成一n型埋藏式摻雜層及一p型摻雜區,使得高壓裝置可與基板完全隔離。在其他比較方法中,在大單元陣列應用中可增加n型埋藏式摻雜層之一寬度以維持一關斷狀態期間之高壓及源極/本體與基板之間之高壓間隙。然而,此增加寬度將導致一大面積損失。Typically, a high voltage device is required to have low breakdown resistance between the source/body and the substrate. In some comparative methods, an n-type buried doped layer and a p-type doped region are formed in a high voltage device so that the high voltage device can be completely isolated from the substrate. In other comparison methods, a width of the n-type buried doped layer can be increased in large cell array applications to maintain the high voltage during an off state and the high voltage gap between the source/body and the substrate. However, this increased width will result in a large area loss.

此外,崩潰電壓(BVD)及接通電阻(Ron)係一電力切換電路中使用之一高壓裝置之兩個重要特性。改良併入MOSFET之一電力切換電路之操作建議使用具有儘可能高之一崩潰電壓及儘可能低之一接通電阻的一MOSFET。然而,為改良抗擊穿能力,用於採用大n型埋藏式摻雜層之大面積導致高壓裝置遭受增大之接通電阻。Furthermore, breakdown voltage (BVD) and on-resistance (Ron) are two important characteristics of a high voltage device used in a power switching circuit. To improve the operation of a power switching circuit incorporating MOSFETs it is recommended to use a MOSFET with a breakdown voltage as high as possible and an on-resistance as low as possible. However, to improve breakdown resistance, the large area used to employ large n-type buried doped layers results in high voltage devices suffering from increased on-resistance.

因此,本揭露提供一種具有一框架狀閘極結構之高壓裝置。框架狀閘極結構幫助減少自汲極區通過漂移區之電流。因此,可提高高壓裝置之崩潰電壓及抗擊穿能力。此外,由於框架狀閘極幫助改良抗擊穿能力,故可減小n型摻雜層之一寬度,使得可減小接通電阻。換言之,包含框架狀閘極結構之高壓裝置具有一增大之崩潰電壓、一經改良抗擊穿能力、及減小之接通電阻。Therefore, the present disclosure provides a high-voltage device having a frame-shaped gate structure. The frame-like gate structure helps reduce current flow from the drain region through the drift region. Therefore, the breakdown voltage and breakdown resistance of the high-voltage device can be improved. In addition, since the frame-shaped gate helps to improve the breakdown resistance, a width of the n-type doped layer can be reduced, so that the on-resistance can be reduced. In other words, high voltage devices including frame-like gate structures have an increased breakdown voltage, an improved breakdown resistance, and reduced on-resistance.

在一些實施例中,提供一高壓裝置100。高壓裝置100可為一n型高壓裝置,但本揭露不限於此。在一些實施例中,高壓裝置100可被稱為一高壓橫向擴散MOS (HV LDMOS)電晶體裝置、一高壓擴展汲極MOS (HV EDMOS)電晶體裝置、或任何其他HV裝置。In some embodiments, a high voltage device 100 is provided. The high-voltage device 100 may be an n-type high-voltage device, but the present disclosure is not limited thereto. In some embodiments, the high voltage device 100 may be referred to as a high voltage laterally diffused MOS (HV LDMOS) transistor device, a high voltage extended drain MOS (HV EDMOS) transistor device, or any other HV device.

參考圖1及圖2,圖1繪示一高壓裝置100之一俯視圖,且圖2係沿著圖1之線I-I’獲取之一剖面圖。在一些實施例中,高壓裝置100包含一基板102 (圖2中展示)。基板102可包含:一元素半導體,其包含呈一單晶形式、一多晶形式或一非晶形式之矽或鍺;一化合物半導體材料,其包含碳化矽、砷化鎵、磷化鎵、磷化銦、砷化銦及銻化銦之至少一者;一合金半導體材料,其包含SiGe、GaAsP、AlInAs、AlGaAs、GaInAs、GaInP及GaInAsP之至少一者;任何其他適合材料;或其等之一組合。在一些實施例中,合金半導體基板可為具有一梯度Ge特徵之一SiGe合金,其中Si及Ge組合物自梯度SiGe特徵之一個位置處之一個比率變為另一位置處之另一比率。在另一實施例中,SiGe合金經形成在一矽基板上方。在一些實施例中,一SiGe合金可藉由與SiGe合金接觸之另一材料機械地應變。此外,基板102可為一絕緣體上半導體,諸如絕緣體上矽(SOI)。在一些實施例中,基板102可包含一摻雜磊晶層或一埋藏層。在一些實施例中,基板102可具有一多層結構,或基板102可包含一多層化合物半導體結構。Referring to FIGS. 1 and 2, FIG. 1 shows a top view of a high-voltage device 100, and FIG. 2 is a cross-sectional view taken along the line I-I' of FIG. 1 . In some embodiments, the high voltage device 100 includes a substrate 102 (shown in FIG. 2 ). The substrate 102 may comprise: an elemental semiconductor comprising silicon or germanium in a single crystal form, a polycrystalline form or an amorphous form; a compound semiconductor material comprising silicon carbide, gallium arsenide, gallium phosphide, phosphorous at least one of indium hydride, indium arsenide, and indium antimonide; an alloyed semiconductor material comprising at least one of SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and GaInAsP; any other suitable material; or one of the others combination. In some embodiments, the alloyed semiconductor substrate may be a SiGe alloy having a gradient Ge feature, wherein the Si and Ge composition changes from one ratio at one location of the gradient SiGe feature to another ratio at another location. In another embodiment, the SiGe alloy is formed over a silicon substrate. In some embodiments, a SiGe alloy can be mechanically strained by another material in contact with the SiGe alloy. Additionally, the substrate 102 may be a semiconductor-on-insulator, such as silicon-on-insulator (SOI). In some embodiments, the substrate 102 may include a doped epitaxial layer or a buried layer. In some embodiments, the substrate 102 may have a multi-layer structure, or the substrate 102 may include a multi-layer compound semiconductor structure.

高壓裝置100包含一井區110。在一些實施例中,井區110包含一第一導電類型,且基板102包含一第二導電類型。第一導電類型及第二導電類型彼此互補。在一些實施例中,第一導電類型係一n型,且第二導電類型係一p型。在一些實施例中,n型摻雜物包含砷(As)、磷(P)、其他V族元素、或其等之任何組合。在一些實施例中,p型摻雜物包含硼(B)、其他III族元素、或其等之任何組合。儘管基板102及井區110包含不同類型之摻雜物,然井區110之一摻雜濃度大於基板102之一摻雜濃度。井區110可被稱為一漂移區。在一些實施例中,井區110可被稱為一高壓n型井(HVNW)。High pressure device 100 includes a well block 110 . In some embodiments, well region 110 includes a first conductivity type and substrate 102 includes a second conductivity type. The first conductivity type and the second conductivity type are complementary to each other. In some embodiments, the first conductivity type is an n-type and the second conductivity type is a p-type. In some embodiments, the n-type dopant includes arsenic (As), phosphorus (P), other group V elements, or any combination thereof. In some embodiments, the p-type dopant includes boron (B), other Group III elements, or any combination thereof. Although the substrate 102 and the well region 110 contain different types of dopants, a doping concentration of the well region 110 is greater than a doping concentration of the substrate 102 . The well region 110 may be referred to as a drift region. In some embodiments, well region 110 may be referred to as a high pressure n-type well (HVNW).

在一些實施例中,高壓裝置100包含一隔離件104,諸如放置於基板102中之一框架狀隔離件104。在一些實施例中,如圖2中展示,隔離件104可為一淺溝槽隔離件(STI)。在其他實施例中,隔離件104包含一局部矽氧化(LOCOS)結構之一結構,或任何其他適合隔離結構。如圖1及圖2中展示,井區110之一底部與基板102接觸,且井區110之側邊緣110e處於框架狀隔離件104之下。在一些實施例中,框架狀隔離件104可被稱為圍繞井區110。如圖2中展示,隔離件104部分放置於井區110中。In some embodiments, the high voltage device 100 includes a spacer 104 , such as a frame-like spacer 104 placed in the substrate 102 . In some embodiments, as shown in FIG. 2, isolation 104 may be a shallow trench isolation (STI). In other embodiments, the spacer 104 comprises one of a localized oxide of silicon (LOCOS) structure, or any other suitable isolation structure. As shown in FIGS. 1 and 2 , a bottom of the well 110 is in contact with the substrate 102 , and the side edges 110 e of the well 110 are below the frame-like spacers 104 . In some embodiments, the frame-like spacer 104 may be referred to as surrounding the well region 110 . As shown in FIG. 2 , the spacer 104 is partially placed in the well region 110 .

在一些實施例中,高壓裝置100包含另一隔離件106,舉例而言,一框架狀隔離件106。如上文提及,隔離件106可為一STI、一LOCOS結構、或任何其他適合隔離結構。取決於不同產品設計,隔離件104之一寬度及隔離件106之一寬度可類似或不同。隔離件104之一深度及隔離件106之一深度類似。如圖2中展示,將隔離件106放置於井區110中,且隔離件106之一底部表面及側邊緣與井區110接觸。In some embodiments, the high voltage device 100 includes another isolator 106 , for example, a frame-like isolator 106 . As mentioned above, the spacer 106 may be an STI, a LOCOS structure, or any other suitable isolation structure. A width of spacer 104 and a width of spacer 106 may be similar or different depending on different product designs. A depth of spacer 104 and a depth of spacer 106 are similar. As shown in FIG. 2 , spacer 106 is placed in well 110 with a bottom surface and side edges of spacer 106 in contact with well 110 .

高壓裝置100進一步包含放置於井區110中的一井區112。如圖2中展示,井區112可為放置於隔離件104與隔離件106之間之一框架狀井區112。在一些實施例中,井區112之側邊緣之至少一部分與井區110接觸,且井區112之一底部之一部分與井區110接觸。井區112可包含第二導電類型。在一些實施例中,井區112可被稱為一高壓p型井(HVPW)。在一些實施例中,藉由井區110將井區112與基板102分離。The high pressure device 100 further includes a well block 112 positioned in the well block 110 . As shown in FIG. 2 , well 112 may be a frame-like well 112 placed between spacer 104 and spacer 106 . In some embodiments, at least a portion of a side edge of well region 112 is in contact with well region 110 , and a portion of a bottom of well region 112 is in contact with well region 110 . The well region 112 may include the second conductivity type. In some embodiments, well region 112 may be referred to as a high pressure p-type well (HVPW). In some embodiments, well 112 is separated from substrate 102 by well 110 .

高壓裝置100進一步包含一井區114。如圖2中展示,將井區114部分放置於井區110中且部分放置於井區112中。在一些實施例中,井區114之一底部表面低於井區112之一底部表面,且因此井區114可被稱為一深p型井(DPW)。如圖2中展示,井區114之底部表面與井區110接觸。井區114可包含第二導電類型。在一些實施例中,井區114之一摻雜濃度大於井區112之一摻雜濃度。The high pressure device 100 further includes a well block 114 . As shown in FIG. 2 , well 114 is partially placed in well 110 and partially in well 112 . In some embodiments, a bottom surface of well region 114 is lower than a bottom surface of well region 112, and thus well region 114 may be referred to as a deep p-type well (DPW). As shown in FIG. 2 , the bottom surface of well region 114 is in contact with well region 110 . Well region 114 may include the second conductivity type. In some embodiments, one of the doping concentrations of the well region 114 is greater than one of the doping concentrations of the well region 112 .

高壓裝置100包含放置於基板102上的一框架狀閘極結構120。如圖1及圖2中展示,框架狀閘極結構120覆蓋隔離件106之一部分及井區110之一部分。然而,將框架狀閘極結構120與隔離件104分離。此外,可藉由井區112圍繞框架狀閘極結構120。在一些實施例中,在井區110中、框架狀閘極結構120正下方形成一通道。框架狀閘極結構120包含一第一軸Ax1及一第二軸Ax2,其中第一軸Ax1垂直於第二軸Ax2。在一些實施例中,第一軸Ax1之一長度及第二軸Ax2之一長度類似,使得框架狀閘極結構120具有一點對稱組態及一線對稱組態,但本揭露不限於此。The high voltage device 100 includes a frame-like gate structure 120 placed on the substrate 102 . As shown in FIGS. 1 and 2 , the frame-like gate structure 120 covers a portion of the spacer 106 and a portion of the well region 110 . However, the frame-like gate structure 120 is separated from the spacer 104 . In addition, the frame-shaped gate structure 120 may be surrounded by the well region 112 . In some embodiments, a channel is formed in the well region 110 directly below the frame-like gate structure 120 . The frame-shaped gate structure 120 includes a first axis Ax1 and a second axis Ax2, wherein the first axis Ax1 is perpendicular to the second axis Ax2. In some embodiments, a length of the first axis Ax1 and a length of the second axis Ax2 are similar, so that the frame-shaped gate structure 120 has a one-point symmetrical configuration and a one-line symmetrical configuration, but the present disclosure is not limited thereto.

在一些實施例中,框架狀閘極結構120包含一閘極導電層122及介於閘極導電層122與基板102之間的一閘極介電層124。閘極導電層122可包含多晶矽、矽-鍺、及包含元素及化合物(諸如Mo、Cu、W、Ti、Ta、TiN、TaN、NiSi、CoSi或此項技術中已知之其他適合導電材料)之至少一個金屬材料。在一些實施例中,閘極導電層122包含一功函數金屬層,其向一金屬閘極提供一n型金屬功函數或p型金屬功函數。p型金屬功函數材料包含諸如釕、鈀、鉑、鈷、鎳、導電金屬氧化物、或其他適合材料的材料。n型金屬功函數材料包含諸如鉿、鋯、鈦、鉭、鋁、金屬碳化物(例如,碳化鉿、碳化鋯、碳化鈦及碳化鋁)、鋁化物、或其他適合材料的材料。In some embodiments, the frame-like gate structure 120 includes a gate conductive layer 122 and a gate dielectric layer 124 between the gate conductive layer 122 and the substrate 102 . The gate conductive layer 122 may comprise polysilicon, silicon-germanium, and materials comprising elements and compounds such as Mo, Cu, W, Ti, Ta, TiN, TaN, NiSi, CoSi or other suitable conductive materials known in the art. at least one metallic material. In some embodiments, the gate conductive layer 122 includes a work function metal layer that provides an n-type metal work function or a p-type metal work function to a metal gate. The p-type metal work function material includes materials such as ruthenium, palladium, platinum, cobalt, nickel, conductive metal oxides, or other suitable materials. The n-type metal work function material includes materials such as hafnium, zirconium, titanium, tantalum, aluminum, metal carbides (eg, hafnium carbide, zirconium carbide, titanium carbide, and aluminum carbide), aluminides, or other suitable materials.

閘極介電層124可具有一單層或一多層結構。在一些實施例中,閘極介電層124係包含一介面層及一高介電係數層的一多層結構。介面層可包含介電材料,諸如氧化矽、氮化矽、氮氧化矽、其他介電材料、或其等之一組合。高介電係數層可包含高介電係數材料,諸如HfO2 、HfSiO、HfSiON、HfTaO、HfTiO、HfZrO、其他適合高介電係數材料、或其等之一組合。在一些實施例中,高介電係數材料可進一步選自金屬氧化物、金屬氮化物、金屬矽酸鹽、過渡金屬氧化物、過渡金屬氮化物、過渡金屬矽酸鹽、金屬氮氧化物、金屬鋁酸鹽、及其等之組合。The gate dielectric layer 124 may have a single-layer or a multi-layer structure. In some embodiments, the gate dielectric layer 124 is a multi-layer structure including an interface layer and a high-k layer. The interface layer may include a dielectric material such as silicon oxide, silicon nitride, silicon oxynitride, other dielectric materials, or a combination thereof. The high-k layer may comprise a high-k material, such as HfO2 , HfSiO, HfSiON, HfTaO, HfTiO, HfZrO, other suitable high-k materials, or a combination thereof. In some embodiments, the high dielectric constant material can be further selected from metal oxides, metal nitrides, metal silicates, transition metal oxides, transition metal nitrides, transition metal silicates, metal oxynitrides, metal Aluminates, and combinations thereof.

在一些實施例中,框架狀閘極結構120可包含放置於側壁上方的間隔件126i及126o。在一些實施例中,框架狀閘極結構120包含放置於框架狀閘極結構120之一內側壁上方的一內間隔件126i、及放置於框架狀閘極結構120之一外側壁上方的一外間隔件126o。如圖2中展示,內間隔件126i可放置於隔離件106上方,而外間隔件126o放置於基板120上方。應注意,為清楚起見自圖1省略內間隔件126i及外間隔件126o;然而,熟習此項技術者應容易獲得根據圖2之內間隔件126i及外間隔件126o之位置。In some embodiments, the frame-like gate structure 120 may include spacers 126i and 126o placed over the sidewalls. In some embodiments, the frame-shaped gate structure 120 includes an inner spacer 126 i placed over an inner sidewall of the frame-shaped gate structure 120 , and an outer spacer 126 i placed over an outer sidewall of the frame-shaped gate structure 120 Spacer 126o. As shown in FIG. 2 , inner spacers 126i may be placed over spacers 106 while outer spacers 126o are placed over substrate 120 . It should be noted that the inner spacer 126i and the outer spacer 126o are omitted from FIG. 1 for clarity; however, the positions of the inner spacer 126i and the outer spacer 126o according to FIG. 2 should be readily available to those skilled in the art.

仍參考圖1及圖2,高壓裝置100包含放置於井區110中的一汲極區130D及一摻雜區132。此外,汲極區130D及摻雜區132藉由框架狀隔離件106圍封。換言之,如圖1中展示,汲極區130D及摻雜區132經放置於框架狀隔離件106及框架狀閘極結構120內之一中心區中。如圖2中展示,汲極區130D及摻雜區132藉由框架狀隔離件106與框架狀閘極結構120分隔開。摻雜區132經放置於汲極區130D之下。此外,摻雜區132藉由井區110與基板102分隔開。在一些實施例中,汲極區130D之側邊緣與隔離件106接觸,且汲極區130D之一底部表面與摻雜區132接觸。汲極區130D及摻雜區132包含第一導電類型。汲極區130D之一摻雜濃度大於摻雜區132之一摻雜濃度。Still referring to FIGS. 1 and 2 , the high voltage device 100 includes a drain region 130D and a doped region 132 disposed in the well region 110 . In addition, the drain region 130D and the doped region 132 are enclosed by the frame-shaped spacers 106 . In other words, as shown in FIG. 1 , drain region 130D and doped region 132 are placed in a central region within frame-shaped spacer 106 and frame-shaped gate structure 120 . As shown in FIG. 2 , drain region 130D and doped region 132 are separated from frame-shaped gate structure 120 by frame-shaped spacer 106 . Doped region 132 is placed under drain region 130D. In addition, the doped region 132 is separated from the substrate 102 by the well region 110 . In some embodiments, a side edge of drain region 130D is in contact with spacer 106 and a bottom surface of drain region 130D is in contact with doped region 132 . The drain region 130D and the doped region 132 include the first conductivity type. A doping concentration of the drain region 130D is greater than that of the doping region 132 .

高壓裝置100包含基板102中且在與汲極區130D相對之一側上鄰近框架狀閘極結構120的一源極區130S。因此,源極區130S藉由框架狀閘極結構120及框架狀隔離件106與汲極區130D分離。源極區130S包含第一導電類型,且源極區130S之一摻雜濃度類似於汲極區130D之摻雜濃度。在一些實施例中,如圖1中展示,放置於框架狀閘極結構120與隔離件104之間之源極區130S具有圍繞框架狀閘極結構120之一框架狀組態。High voltage device 100 includes a source region 130S in substrate 102 adjacent to frame-shaped gate structure 120 on a side opposite to drain region 130D. Therefore, the source region 130S is separated from the drain region 130D by the frame-shaped gate structure 120 and the frame-shaped spacer 106 . The source region 130S includes the first conductivity type, and a doping concentration of the source region 130S is similar to that of the drain region 130D. In some embodiments, as shown in FIG. 1 , the source region 130S disposed between the frame-shaped gate structure 120 and the spacer 104 has a frame-shaped configuration surrounding the frame-shaped gate structure 120 .

在一些實施例中,高壓裝置100進一步包含一摻雜區140。摻雜區140鄰近源極區130S。摻雜區140包含第二導電類型。在一些實施例中,如圖1中展示,摻雜區140具有圍繞框架狀源極區130S之一框架狀組態。在一些實施例中,摻雜區140充當一本體拾取區。熟習此項技術者應能認識到,可存在許多替代例、修改及變動。舉例而言,取決於不同應用及設計需求,本體拾取區140及源極區130S可共用一接點插塞。In some embodiments, the high voltage device 100 further includes a doped region 140 . The doped region 140 is adjacent to the source region 130S. The doped region 140 includes the second conductivity type. In some embodiments, as shown in FIG. 1 , the doped regions 140 have a frame-like configuration surrounding the frame-like source regions 130S. In some embodiments, the doped region 140 acts as a body pickup region. Those skilled in the art will recognize that many alternatives, modifications and variations exist. For example, depending on different applications and design requirements, the body pickup region 140 and the source region 130S may share a contact plug.

此外,可在汲極區130D、源極區130S及摻雜區140上形成矽化物結構(未展示)。矽化物結構可包含諸如矽化鎳(NiSi)、矽化鎳鉑(NiPtSi)、矽化鎳鉑鍺(NiPtGeSi)、矽化鎳鍺(NiGeSi)、矽化镱(YbSi)、矽化鉑(PtSi)、矽化铱(IrSi)、矽化铒(ErSi)、矽化钴(CoSi)、其他適合材料、或其等之一組合的材料。Additionally, a silicide structure (not shown) may be formed on the drain region 130D, the source region 130S, and the doped region 140 . The silicide structure may include nickel silicide (NiSi), nickel platinum silicide (NiPtSi), nickel platinum germanium silicide (NiPtGeSi), nickel germanium silicide (NiGeSi), ytterbium silicide (YbSi), platinum silicide (PtSi), iridium silicide (IrSi) ), erbium silicide (ErSi), cobalt silicide (CoSi), other suitable materials, or a combination of materials thereof.

高壓裝置100進一步包含放置於井區110中的一摻雜區142。在一些實施例中,摻雜區142亦具有圍繞框架狀閘極結構120之一框架狀組態。然而,因為摻雜區142由框架狀閘極結構120部分覆蓋,由源極區130S及摻雜區140部分覆蓋,且由隔離件104部分覆蓋,所以無法自俯視圖觀察摻雜區142。摻雜區142包含第二導電類型。此外,摻雜區142之一摻雜濃度小於摻雜區140之一摻雜濃度。在一些實施例中,摻雜區142之摻雜濃度可介於約2.5E+15/cm3 與約3.5E+18/cm3 之間,但本揭露不限於此。在一些實施例中,摻雜區142可被稱為一高壓p型本體(HVPB)。在一些實施例中,摻雜區142之一側邊緣可與井區110接觸。The high voltage device 100 further includes a doped region 142 disposed in the well region 110 . In some embodiments, the doped region 142 also has a frame-like configuration surrounding the frame-like gate structure 120 . However, since the doped region 142 is partially covered by the frame gate structure 120, partially covered by the source region 130S and the doped region 140, and partially covered by the spacer 104, the doped region 142 cannot be viewed from the top view. The doped region 142 includes the second conductivity type. Furthermore, one of the doping concentrations of the doped regions 142 is smaller than one of the doping concentrations of the doped regions 140 . In some embodiments, the doping concentration of the doped region 142 may be between about 2.5E+15/cm 3 and about 3.5E+18/cm 3 , but the present disclosure is not limited thereto. In some embodiments, the doped region 142 may be referred to as a high voltage p-type body (HVPB). In some embodiments, a side edge of the doped region 142 may be in contact with the well region 110 .

高壓裝置100進一步包含摻雜區142之下且藉由井區112而與井區110分離的另一摻雜區144。在一些實施例中,摻雜區144亦具有圍繞框架狀閘極結構120之一框架狀組態。摻雜區144包含第二導電類型。此外,摻雜區142之摻雜濃度大於摻雜區144之一摻雜濃度。在一些實施例中,摻雜區144之一頂部表面與摻雜區142接觸,且摻雜區144之側邊緣及一底部表面與井區112接觸。The high voltage device 100 further includes another doped region 144 below the doped region 142 and separated from the well region 110 by the well region 112 . In some embodiments, the doped region 144 also has a frame-like configuration surrounding the frame-like gate structure 120 . The doped region 144 includes the second conductivity type. In addition, the doping concentration of the doped region 142 is greater than a doping concentration of the doped region 144 . In some embodiments, a top surface of doped region 144 is in contact with doped region 142 , and side edges and a bottom surface of doped region 144 are in contact with well region 112 .

在一些實施例中,高壓裝置100包含另一隔離件108,諸如圍繞隔離件104、井區110、112及114、摻雜區140、142及144、源極區130S、框架狀閘極結構120及汲極區130D的一框架狀隔離件108。In some embodiments, high voltage device 100 includes another spacer 108 , such as surrounding spacer 104 , well regions 110 , 112 and 114 , doped regions 140 , 142 and 144 , source region 130S, frame gate structure 120 and a frame-shaped spacer 108 of the drain region 130D.

在一些實施例中,在隔離件104與隔離件108之間形成一摻雜區150。此外,可在摻雜區150之下形成一摻雜區152及一井區154。摻雜區150、摻雜區152及井區154包含第二導電類型。摻雜區150之一摻雜濃度大於摻雜區152之一摻雜濃度,且摻雜區152之摻雜濃度大於井區154之一摻雜濃度。在一些實施例中,摻雜區152經放置於摻雜區150之下使得摻雜區150之一底部表面與摻雜區152接觸。井區154經形成在摻雜區152之下,使得摻雜區152之一底部表面及側邊緣與井區154接觸。在一些實施例中,井區154與井區110接觸。In some embodiments, a doped region 150 is formed between the spacers 104 and 108 . In addition, a doped region 152 and a well region 154 may be formed under the doped region 150 . Doped region 150, doped region 152, and well region 154 include the second conductivity type. A doping concentration of the doped region 150 is greater than that of the doped region 152 , and the doping concentration of the doped region 152 is greater than that of the well region 154 . In some embodiments, doped region 152 is placed under doped region 150 such that a bottom surface of doped region 150 is in contact with doped region 152 . A well region 154 is formed under the doped region 152 such that a bottom surface and side edges of the doped region 152 are in contact with the well region 154 . In some embodiments, well 154 is in contact with well 110 .

在一些實施例中,摻雜區150可充當用於高壓裝置100之一保護環。摻雜區150允許透過摻雜區152及井區154將一電偏壓施加至基板102。應瞭解,摻雜區150之形成係選用的。In some embodiments, the doped region 150 may serve as a guard ring for the high voltage device 100 . Doped region 150 allows an electrical bias to be applied to substrate 102 through doped region 152 and well region 154 . It should be understood that the formation of the doped regions 150 is optional.

根據高壓裝置100之一些實施例,井區112之一邊緣112e與井區110接觸。此外,如圖2中展示,可在井區112之邊緣112e與井區110之邊緣110e之間定義一距離d。在一些實施例中,距離d可介於約2 μm與約3 μm之間。在一些比較方法中,當邊緣112e與邊緣110e之間之距離d小於2 μm時,電流可擊穿井區110,且因此此裝置可能發生故障。在替代比較方法中,當邊緣112e與邊緣110e之間之距離d大於3 μm時,此裝置可能需要更多面積以容納井區且因此無法收縮。與比較方法對比,高壓裝置100之一抗擊穿能力可改良達大於約300%。According to some embodiments of the high pressure device 100 , an edge 112e of the well region 112 is in contact with the well region 110 . Furthermore, as shown in FIG. 2 , a distance d may be defined between edge 112e of well 112 and edge 110e of well 110 . In some embodiments, the distance d may be between about 2 μm and about 3 μm. In some comparison methods, when the distance d between edge 112e and edge 110e is less than 2 μm, the current may break down well region 110 and thus the device may fail. In an alternative comparison method, when the distance d between edge 112e and edge 110e is greater than 3 μm, the device may require more area to accommodate the well and thus cannot shrink. The breakdown resistance of one of the high voltage devices 100 may be improved by greater than about 300% compared to the comparative method.

應注意,一汲極至源極崩潰電壓係各自裝置(諸如高壓裝置100)可在其下操作的電壓。當施加大於崩潰電壓之一電壓時,對裝置造成災難性且不可逆損傷,從而使裝置在商業上無用且需要替換裝置。因此,非常需要增加崩潰電壓。在高壓裝置100中,閘極結構120具有框架狀組態。因此,當高壓裝置100處於一關斷狀態時,框架狀閘極結構120之下之井區110可完全空乏。換言之,當高壓裝置100處於關斷狀態時,可形成一框架狀完全空乏區A。框架狀完全空乏區A幫助增加崩潰電壓。在一些實施例中,高壓裝置100之崩潰電壓可改良達大於約27%。因為藉由點對稱組態及線對稱組態增大框架狀閘極結構120之一通道寬度,所以可減小高壓裝置100之一接通電阻。It should be noted that a drain-to-source breakdown voltage is the voltage at which the respective device, such as high voltage device 100, can operate. When a voltage greater than the breakdown voltage is applied, catastrophic and irreversible damage is caused to the device, rendering the device commercially useless and requiring replacement of the device. Therefore, it is highly desirable to increase the breakdown voltage. In the high voltage device 100, the gate structure 120 has a frame-like configuration. Therefore, when the high voltage device 100 is in an off state, the well region 110 under the frame-like gate structure 120 can be completely depleted. In other words, when the high voltage device 100 is in an off state, a frame-shaped completely depleted region A can be formed. The frame-like fully depleted region A helps to increase the breakdown voltage. In some embodiments, the breakdown voltage of the high voltage device 100 may be improved by greater than about 27%. Since a channel width of the frame-shaped gate structure 120 is increased by the point-symmetric configuration and the line-symmetric configuration, an on-resistance of the high-voltage device 100 can be reduced.

此外,高壓裝置100具有一點對稱組態及一線對稱組態,但本揭露不限於此。In addition, the high-voltage device 100 has a one-point symmetrical configuration and a one-line symmetrical configuration, but the present disclosure is not limited thereto.

參考圖3及圖4,圖3繪示一高壓裝置200之一俯視圖,且圖4係沿著圖3之線II-II’獲取之一剖面圖。應注意,為簡潔起見省略圖1及圖3及圖2及圖4中展示之相同元件之細節(諸如材料)。在一些實施例中,高壓裝置200包含一基板202 (圖4中展示)。高壓裝置200包含井區210-1及210-2。在一些實施例中,井區210-1及210-2包含一第一導電類型,且基板202包含一第二導電類型。第一導電類型及第二導電類型彼此互補。在一些實施例中,第一導電類型係一n型,且第二導電類型係一p型。儘管基板202及井區210-1、210-2包含不同類型之摻雜物,然井區210-1及210-2之一摻雜濃度大於基板202之一摻雜濃度。此外,井區210-1之摻雜濃度及井區210-2之摻雜濃度相同。井區210-1及210-2可被稱為一漂移區。在一些實施例中,井區210-1及210-2可被稱為一高壓n型井(HVNW)。Referring to FIGS. 3 and 4 , FIG. 3 shows a top view of a high-voltage device 200 , and FIG. 4 is a cross-sectional view taken along the line II-II' of FIG. 3 . It should be noted that details (such as materials) of the same elements shown in FIGS. 1 and 3 and FIGS. 2 and 4 are omitted for brevity. In some embodiments, the high voltage device 200 includes a substrate 202 (shown in Figure 4). High pressure device 200 includes well blocks 210-1 and 210-2. In some embodiments, well regions 210-1 and 210-2 include a first conductivity type, and substrate 202 includes a second conductivity type. The first conductivity type and the second conductivity type are complementary to each other. In some embodiments, the first conductivity type is an n-type and the second conductivity type is a p-type. Although the substrate 202 and the well regions 210 - 1 and 210 - 2 contain different types of dopants, one of the well regions 210 - 1 and 210 - 2 has a higher dopant concentration than one of the substrate 202 . In addition, the doping concentration of the well region 210-1 and the doping concentration of the well region 210-2 are the same. Well regions 210-1 and 210-2 may be referred to as a drift region. In some embodiments, well regions 210-1 and 210-2 may be referred to as a high pressure n-type well (HVNW).

在一些實施例中,高壓裝置200包含放置於基板202中的一框架狀隔離件204-1及一框架狀隔離件204-2。如圖3及圖4中展示,框架狀隔離件204-1及框架狀隔離件204-2彼此分離。在一些實施例中,如圖4中展示,框架狀隔離件204-1及204-2可為STI。在其他實施例中,框架狀隔離件204-1及框架狀隔離件204-2包含一LOCOS結構或任何其他適合隔離結構之一結構。框架狀隔離件204-1之一寬度及一深度類似於框架狀隔離件204-2之一寬度及一深度。如圖3及圖4中展示,井區210-1及210-2之底部與基板202接觸。井區210-1之側邊緣210e-1處於框架狀隔離件204-1之下,且井區210-2之側邊緣210e-2處於框架狀隔離件204-2之下。在一些實施例中,框架狀隔離件204-1可被稱為圍繞井區210-1,且框架狀隔離件204-2可被稱為圍繞井區210-2。如圖4中展示,框架狀隔離件204-1部分放置於井區210-1中,且框架狀隔離件204-2部分放置於井區210-2中。In some embodiments, the high voltage device 200 includes a frame-shaped spacer 204 - 1 and a frame-shaped spacer 204 - 2 placed in the substrate 202 . As shown in FIGS. 3 and 4 , the frame-like spacer 204-1 and the frame-like spacer 204-2 are separated from each other. In some embodiments, as shown in FIG. 4, frame-like spacers 204-1 and 204-2 may be STIs. In other embodiments, frame-like spacer 204-1 and frame-like spacer 204-2 comprise a LOCOS structure or one of any other suitable spacer structures. A width and a depth of the frame-shaped spacer 204-1 are similar to a width and a depth of the frame-shaped spacer 204-2. As shown in FIGS. 3 and 4 , the bottoms of the wells 210 - 1 and 210 - 2 are in contact with the substrate 202 . The side edge 210e-1 of the well region 210-1 is under the frame-like spacer 204-1, and the side edge 210e-2 of the well region 210-2 is under the frame-like spacer 204-2. In some embodiments, frame-like spacer 204-1 may be referred to as surrounding well region 210-1, and frame-like spacer 204-2 may be referred to as surrounding well region 210-2. As shown in Figure 4, frame-like spacer 204-1 is partially placed in well 210-1 and frame-like spacer 204-2 is partially placed in well 210-2.

在一些實施例中,高壓裝置200包含彼此分離的一框架狀隔離件206-1及一框架狀隔離件206-2。如上文提及,框架狀隔離件206-1及206-2可為一STI、一LOCOS結構、或任何其他適合隔離結構。取決於不同產品設計,框架狀隔離件204-1、204-2之一寬度及框架狀隔離件206-1、206-2之一寬度可類似或不同。框架狀隔離件204-1、204-2之一深度及框架狀隔離件206-1、206-2之一深度類似。框架狀隔離件206-1經放置於井區210-1中,且框架狀隔離件206-2經放置於井區210-2中。如圖4中展示,框架狀隔離件206-1之一底部表面及側邊緣與井區210-1接觸,且框架狀隔離件206-2之一底部表面及側邊緣與井區210-2接觸。In some embodiments, the high voltage device 200 includes a frame-shaped spacer 206-1 and a frame-shaped spacer 206-2 separated from each other. As mentioned above, the frame-like spacers 206-1 and 206-2 may be an STI, a LOCOS structure, or any other suitable spacer structure. Depending on the product design, one of the widths of the frame-like spacers 204-1, 204-2 and one of the frame-like spacers 206-1, 206-2 may be similar or different. One of the frame-like spacers 204-1, 204-2 has a similar depth as one of the frame-like spacers 206-1, 206-2. Frame-like spacer 206-1 is placed in well 210-1, and frame-like spacer 206-2 is placed in well 210-2. As shown in Figure 4, one bottom surface and side edge of frame-like spacer 206-1 is in contact with well region 210-1, and one bottom surface and side edge of frame-like spacer 206-2 is in contact with well region 210-2 .

高壓裝置200進一步包含放置於井區210-1中的一框架狀井區212-1、及井區210-2中的一框架狀井區212-2。如圖4中展示,框架狀井區212-1經放置於框架狀隔離件204-1與框架狀隔離件206-1之間,而框架狀井區212-2經放置於框架狀隔離件204-2與框架狀隔離件206-2之間。在一些實施例中,框架狀井區212-1之側邊緣之至少一部分與井區210-1接觸,且框架狀井區212-1之一底部之一部分與井區210-1接觸。類似地,框架狀井區212-2之側邊緣之至少一部分與井區210-2接觸,且框架狀井區212-2之一底部之一部分與井區210-2接觸。框架狀井區212-1及212-2可包含第二導電類型。框架狀井區212-1之一摻雜濃度及框架狀井區212-2之一摻雜濃度相同。在一些實施例中,框架狀井區212-1及212-2可被稱為高壓p型井(HVPW)。此外,框架狀井區212-1及212-2彼此分離。The high pressure device 200 further includes a frame-like well block 212-1 placed in the well block 210-1, and a frame-like well block 212-2 in the well block 210-2. As shown in FIG. 4 , frame-like well 212 - 1 is placed between frame-like spacer 204 - 1 and frame-like spacer 206 - 1 , while frame-like well area 212 - 2 is placed between frame-like spacer 204 -2 and the frame-like spacer 206-2. In some embodiments, at least a portion of a side edge of the frame-shaped well region 212-1 is in contact with the well region 210-1, and a portion of a bottom of the frame-shaped well region 212-1 is in contact with the well region 210-1. Similarly, at least a portion of the side edge of the frame-shaped well region 212-2 is in contact with the well region 210-2, and a portion of a bottom of the frame-shaped well region 212-2 is in contact with the well region 210-2. The frame-shaped well regions 212-1 and 212-2 may include the second conductivity type. A doping concentration of the frame-shaped well region 212-1 and a doping concentration of the frame-shaped well region 212-2 are the same. In some embodiments, framed well regions 212-1 and 212-2 may be referred to as high pressure p-type wells (HVPWs). In addition, the frame-shaped well regions 212-1 and 212-2 are separated from each other.

高壓裝置200進一步包含彼此分離的框架狀井區214-1及214-2。如圖4中展示,框架狀井區214-1部分放置於井區210-1中且部分放置於框架狀井區212-1中,且框架狀井區214-2部分放置於井區210-2中且部分放置於框架狀井區212-2中。在一些實施例中,框架狀井區214-1之一之一底部表面低於框架狀井區212-1之一底部表面;因此,框架狀井區214-1之一底部表面與井區210-1接觸。類似地,框架狀井區214-2之一底部表面與井區210-2接觸。因此,框架狀井區214-1及214-2可被稱為深p型井(DPW)。框架狀井區214-1及214-2可包含第二導電類型。在一些實施例中,框架狀井區214-1及214-2之一摻雜濃度大於框架狀井區212-1及212-2之一摻雜濃度。此外,框架狀井區214-1之摻雜濃度及框架狀井區214-2之摻雜濃度相同。The high pressure device 200 further includes frame-like well regions 214-1 and 214-2 separated from each other. As shown in FIG. 4, framed well 214-1 is partially placed in well 210-1 and partially in framed well 212-1, and framed well 214-2 is partially placed in well 210- 2 and partially placed in the frame-like well region 212-2. In some embodiments, the bottom surface of one of the framed well regions 214-1 is lower than the bottom surface of one of the framed well regions 212-1; -1 contact. Similarly, one of the bottom surfaces of the frame-like well region 214-2 is in contact with the well region 210-2. Accordingly, the frame-like well regions 214-1 and 214-2 may be referred to as deep p-type wells (DPWs). The frame-like well regions 214-1 and 214-2 may include the second conductivity type. In some embodiments, one of the frame-shaped well regions 214-1 and 214-2 has a higher doping concentration than one of the frame-shaped well regions 212-1 and 212-2. In addition, the doping concentration of the frame-shaped well region 214-1 and the doping concentration of the frame-shaped well region 214-2 are the same.

高壓裝置200包含彼此分離的框架狀閘極結構220-1及220-2。如圖3及圖4中展示,框架狀閘極結構220-1覆蓋框架狀隔離件206-1之一部分及井區210-1之一部分,且框架狀閘極結構220-2覆蓋框架狀隔離件206-2之一部分及井區210-2之一部分。框架狀閘極結構220-1與框架狀隔離件204-1分離,且框架狀閘極結構220-2與框架狀隔離件204-2分離。此外,框架狀閘極結構220-1可由框架狀井區212-1圍繞,且框架狀閘極結構220-2可由框架狀井區212-2圍繞。框架狀閘極結構220-1及220-2分別包含一第一軸Ax1及一第二軸Ax2,且第一軸Ax1垂直於第二軸Ax2。在一些實施例中,如圖3中展示,第一軸Ax1之一長度大於第二軸Ax2之一長度。The high voltage device 200 includes frame-like gate structures 220-1 and 220-2 separated from each other. As shown in Figures 3 and 4, the frame-like gate structure 220-1 covers a portion of the frame-like spacer 206-1 and a portion of the well region 210-1, and the frame-like gate structure 220-2 covers the frame-like spacer A portion of 206-2 and a portion of well block 210-2. The frame-shaped gate structure 220-1 is separated from the frame-shaped spacer 204-1, and the frame-shaped gate structure 220-2 is separated from the frame-shaped spacer 204-2. In addition, the frame-shaped gate structure 220-1 may be surrounded by the frame-shaped well region 212-1, and the frame-shaped gate structure 220-2 may be surrounded by the frame-shaped well region 212-2. The frame-shaped gate structures 220-1 and 220-2 respectively include a first axis Ax1 and a second axis Ax2, and the first axis Ax1 is perpendicular to the second axis Ax2. In some embodiments, as shown in FIG. 3, a length of the first axis Ax1 is greater than a length of the second axis Ax2.

在一些實施例中,框架狀閘極結構220-1及220-2分別包含一閘極導電層222及介於閘極導電層222與基板202之間的一閘極介電層224。閘極介電層224可具有一單層或一多層結構。在一些實施例中,閘極介電層224係包含一介面層及一高介電係數層的一多層結構。在一些實施例中,框架狀閘極結構220-1及220-2之各者可包含放置於側壁上方的間隔件226i及226o。在一些實施例中,框架狀閘極結構220-1及220-2之各者包含放置於一內側壁上方的一內間隔件226i及放置於一外側壁上方的一外間隔件226o。如圖4中展示,內間隔件226i可放置於框架狀隔離件206-1或206-2上方,而外間隔件226o放置於基板202上方。此外,應注意,為清楚起見自圖3省略內間隔件226i及外間隔件226o,然而,熟習此項技術者應容易獲得根據圖4之內間隔件226i及外間隔件226o之位置。In some embodiments, the frame-shaped gate structures 220 - 1 and 220 - 2 respectively include a gate conductive layer 222 and a gate dielectric layer 224 between the gate conductive layer 222 and the substrate 202 . The gate dielectric layer 224 may have a single-layer or a multi-layer structure. In some embodiments, the gate dielectric layer 224 is a multi-layer structure including an interface layer and a high-k layer. In some embodiments, each of the frame-like gate structures 220-1 and 220-2 may include spacers 226i and 226o placed over the sidewalls. In some embodiments, each of the frame-like gate structures 220-1 and 220-2 includes an inner spacer 226i placed over an inner sidewall and an outer spacer 226o placed over an outer sidewall. As shown in FIG. 4 , inner spacers 226i may be placed over frame-like spacers 206-1 or 206-2, while outer spacers 226o are placed over substrate 202. Furthermore, it should be noted that the inner spacer 226i and the outer spacer 226o are omitted from FIG. 3 for clarity, however, the positions of the inner spacer 226i and the outer spacer 226o according to FIG. 4 should be readily available to those skilled in the art.

仍參考圖3及圖4,高壓裝置200包含放置於井區210-1中的一汲極區230D-1及一摻雜區232-1、及放置於井區210-2中的一汲極區230D-2及一摻雜區232-2。此外,汲極區230D-1及摻雜區232-1藉由框架狀隔離件206-1圍封,且汲極區230D-2及摻雜區232-2藉由框架狀隔離件206-2圍封。換言之,如圖3中展示,汲極區230D-1及摻雜區232-1放置於框架狀隔離件206-1及框架狀閘極結構220-1內之一中心區中,而汲極區230D-2及摻雜區232-2放置於框架狀隔離件206-2及框架狀閘極結構220-2內之一中心區中。如圖4中展示,汲極區230D-1及摻雜區232-1藉由框架狀隔離件206-1與框架狀閘極結構220-1分離,且汲極區230D-2及摻雜區232-2藉由框架狀隔離件206-2與框架狀閘極結構220-2分離。摻雜區232-1及232-2經放置於汲極區230D-1及230D-2之下。此外,摻雜區232-1藉由井區210-1與基板202分離,且摻雜區232-2藉由井區210-2與基板202分離。在一些實施例中,汲極區230D-1之側邊緣與框架狀隔離件206-1接觸,且汲極區230D-1之一底部表面與摻雜區232-1接觸。類似地,汲極區230D-2之側邊緣與框架狀隔離件206-2接觸,且汲極區230D-2之一底部表面與摻雜區232-2接觸。汲極區230D-1、230D-2及摻雜區232-1、232-2包含第一導電類型。汲極區230D-1、230D-2之一摻雜濃度大於摻雜區232-1、232-2之一摻雜濃度。Still referring to FIGS. 3 and 4, the high voltage device 200 includes a drain region 230D-1 and a doped region 232-1 placed in the well region 210-1, and a drain electrode placed in the well region 210-2 Region 230D-2 and a doped region 232-2. In addition, the drain region 230D-1 and the doped region 232-1 are enclosed by the frame-shaped spacer 206-1, and the drain region 230D-2 and the doped region 232-2 are enclosed by the frame-shaped spacer 206-2 enclosed. In other words, as shown in FIG. 3, the drain region 230D-1 and the doped region 232-1 are placed in a central region within the frame-shaped spacer 206-1 and the frame-shaped gate structure 220-1, and the drain region 230D-2 and doped region 232-2 are placed in a central region within frame-shaped spacer 206-2 and frame-shaped gate structure 220-2. As shown in FIG. 4, drain region 230D-1 and doped region 232-1 are separated from frame-shaped gate structure 220-1 by frame-shaped spacer 206-1, and drain region 230D-2 and doped region 232-2 is separated from the frame-shaped gate structure 220-2 by the frame-shaped spacer 206-2. Doped regions 232-1 and 232-2 are placed under drain regions 230D-1 and 230D-2. In addition, the doped region 232-1 is separated from the substrate 202 by the well region 210-1, and the doped region 232-2 is separated from the substrate 202 by the well region 210-2. In some embodiments, a side edge of drain region 230D-1 is in contact with frame-shaped spacer 206-1, and a bottom surface of drain region 230D-1 is in contact with doped region 232-1. Similarly, a side edge of drain region 230D-2 is in contact with frame-shaped spacer 206-2, and a bottom surface of drain region 230D-2 is in contact with doped region 232-2. The drain regions 230D-1, 230D-2 and the doped regions 232-1, 232-2 include the first conductivity type. One of the doping concentrations of the drain regions 230D-1 and 230D-2 is greater than one of the doping concentrations of the doping regions 232-1 and 232-2.

高壓裝置200包含在基板202中且在與汲極區230D-1相對之一側上鄰近框架狀閘極結構220-1的一框架狀源極區230S-1、及在基板202中且在與汲極區230D-2相對之一側上鄰近框架狀閘極結構220-2的一框架狀源極區230S-2。因此,框架狀源極區230S-1藉由框架狀閘極結構220-1及框架狀隔離件206-1與汲極區230D-1分離。類似地,因此,框架狀源極區230S-2藉由框架狀閘極結構220-2及框架狀隔離件206-2與汲極區230D-2分離。框架狀源極區230S-1及230S-2包含第一導電類型,且框架狀源極區230S-1及230S-2之一摻雜濃度類似於汲極區230D-1及230D-2之摻雜濃度。此外,框架狀源極區230S-1經放置於框架狀閘極結構220-1與框架狀隔離件204-1之間且圍繞框架狀閘極結構220-1,而框架狀源極區230S-2經放置於框架狀閘極結構220-2與框架狀隔離件204-2之間且圍繞框架狀閘極結構220-2。High voltage device 200 includes a frame-shaped source region 230S-1 in substrate 202 adjacent to frame-shaped gate structure 220-1 on a side opposite to drain region 230D-1, and in substrate 202 and on An opposite side of the drain region 230D-2 is adjacent to a frame-shaped source region 230S-2 of the frame-shaped gate structure 220-2. Therefore, the frame-shaped source region 230S-1 is separated from the drain region 230D-1 by the frame-shaped gate structure 220-1 and the frame-shaped spacer 206-1. Similarly, therefore, the frame-shaped source region 230S-2 is separated from the drain region 230D-2 by the frame-shaped gate structure 220-2 and the frame-shaped spacer 206-2. The frame-shaped source regions 230S-1 and 230S-2 comprise the first conductivity type, and a doping concentration of the frame-shaped source regions 230S-1 and 230S-2 is similar to that of the drain regions 230D-1 and 230D-2 impurity concentration. In addition, the frame-shaped source region 230S-1 is placed between the frame-shaped gate structure 220-1 and the frame-shaped spacer 204-1 and surrounds the frame-shaped gate structure 220-1, and the frame-shaped source region 230S- 2 is placed between the frame-like gate structure 220-2 and the frame-like spacer 204-2 and surrounds the frame-like gate structure 220-2.

在一些實施例中,高壓裝置200進一步包含鄰近框架狀源極區230S-1的一框架狀摻雜區240-1、及鄰近框架狀源極區230S-2的一框架狀摻雜區240-2。框架狀摻雜區240-1及240-2包含第二導電類型。在一些實施例中,框架狀摻雜區240-1及240-2充當本體拾取區。熟習此項技術者應能認識到,可存在許多替代例、修改及變動。舉例而言,取決於不同應用及設計需求,框架狀本體拾取區240-1及框架狀源極區230S-1可共用一接點插塞,且框架狀本體拾取區240-2及框架狀源極區230S-2可共用一接點插塞。In some embodiments, the high voltage device 200 further includes a frame-shaped doped region 240-1 adjacent to the frame-shaped source region 230S-1, and a frame-shaped doped region 240-1 adjacent to the frame-shaped source region 230S-2 2. The frame-shaped doped regions 240-1 and 240-2 include the second conductivity type. In some embodiments, frame-like doped regions 240-1 and 240-2 serve as body pickup regions. Those skilled in the art will recognize that many alternatives, modifications and variations exist. For example, depending on different applications and design requirements, the frame-shaped body pickup region 240-1 and the frame-shaped source region 230S-1 may share a contact plug, and the frame-shaped body pickup region 240-2 and the frame-shaped source region 230S-1 may share a contact plug. The pole regions 230S-2 may share a contact plug.

如上文提及,可在汲極區230D-1及230D-2、框架狀源極區230S-1及230S-2及框架狀摻雜區240-1及240-2上形成矽化物結構(未展示)。As mentioned above, silicide structures (not shown) may be formed on the drain regions 230D-1 and 230D-2, the frame-shaped source regions 230S-1 and 230S-2, and the frame-shaped doped regions 240-1 and 240-2. exhibit).

高壓裝置200進一步包含放置於井區210-1中的一框架狀摻雜區242-1、及井區210-2中的一框架狀摻雜區242-2。框架狀摻雜區242-1部分由框架狀閘極結構220-1覆蓋,部分由框架狀源極區230S-1及框架狀摻雜區240-1覆蓋,且部分由框架狀隔離件204-1覆蓋;因此,無法自俯視圖觀察到框架狀摻雜區242-1。類似地,框架狀摻雜區242-2部分由框架狀閘極結構220-2覆蓋,部分由框架狀源極區230S-2及框架狀摻雜區240-2覆蓋,且部分由框架狀隔離件204-2部分覆蓋;因此,無法自俯視圖觀察到框架狀摻雜區242-2。框架狀摻雜區242-1及242-2包含第二導電類型。框架狀摻雜區242-1之一摻雜濃度及框架狀摻雜區242-2之一摻雜濃度相同。此外,框架狀摻雜區242-1及242-2之摻雜濃度小於框架狀摻雜區240-1及240-2之摻雜濃度。在一些實施例中,框架狀摻雜區242-1及242-2可被稱為一高壓p型本體(HVPB)。在一些實施例中,框架狀摻雜區242-1之一側邊緣可與井區210-1接觸,且框架狀摻雜區242-2之一側邊緣可與井區210-2接觸。The high voltage device 200 further includes a frame-shaped doped region 242-1 disposed in the well region 210-1, and a frame-shaped doped region 242-2 in the well region 210-2. The frame-shaped doped region 242-1 is partly covered by the frame-shaped gate structure 220-1, partly covered by the frame-shaped source region 230S-1 and the frame-shaped doped region 240-1, and partly covered by the frame-shaped spacer 204- 1 coverage; therefore, the frame-like doped region 242-1 cannot be seen from the top view. Similarly, frame-shaped doped region 242-2 is partially covered by frame-shaped gate structure 220-2, partially covered by frame-shaped source region 230S-2 and frame-shaped doped region 240-2, and partially covered by frame-shaped isolation The element 204-2 is partially covered; therefore, the frame-like doped region 242-2 cannot be seen from the top view. The frame-shaped doped regions 242-1 and 242-2 include the second conductivity type. A doping concentration of the frame-shaped doping region 242-1 and a doping concentration of the frame-shaped doping region 242-2 are the same. In addition, the doping concentrations of the frame-shaped doping regions 242-1 and 242-2 are smaller than those of the frame-shaped doping regions 240-1 and 240-2. In some embodiments, the frame-like doped regions 242-1 and 242-2 may be referred to as a high voltage p-type body (HVPB). In some embodiments, one side edge of the frame-shaped doped region 242-1 may be in contact with the well region 210-1, and one side edge of the frame-shaped doped region 242-2 may be in contact with the well region 210-2.

高壓裝置200進一步包含在框架狀摻雜區242-1之下且藉由框架狀井區212-1而與井區210-1分離的另一框架狀摻雜區244-1、及在框架狀摻雜區242-2之下且藉由框架狀井區212-2而與井區210-2分離的一框架狀摻雜區244-2。框架狀摻雜區244-1圍繞框架狀閘極結構220-1,且框架狀摻雜區244-2圍繞框架狀閘極結構220-2。框架狀摻雜區244-1及244-2包含第二導電類型。框架狀摻雜區244-1之一摻雜濃度及框架狀摻雜區244-2之一摻雜濃度相同。此外,摻雜區242-1及242-2之摻雜濃度大於摻雜區244-1及244-2之摻雜濃度。在一些實施例中,框架狀摻雜區244-1之一頂部表面與框架狀摻雜區242-1接觸,且框架狀摻雜區244-1之側邊緣及一底部表面與框架狀井區212-1接觸。類似地,框架狀摻雜區244-2之一頂部表面與框架狀摻雜區242-2接觸,且框架狀摻雜區244-2之側邊緣及一底部表面與框架狀井區212-2接觸。The high voltage device 200 further includes another frame-shaped doped region 244-1 below the frame-shaped doped region 242-1 and separated from the well region 210-1 by the frame-shaped well region 212-1, and a A frame-shaped doped region 244-2 below the doped region 242-2 and separated from the well region 210-2 by the frame-shaped well region 212-2. The frame-shaped doped region 244-1 surrounds the frame-shaped gate structure 220-1, and the frame-shaped doped region 244-2 surrounds the frame-shaped gate structure 220-2. The frame-shaped doped regions 244-1 and 244-2 include the second conductivity type. One of the doping concentrations of the frame-shaped doped regions 244-1 and one of the doping concentrations of the frame-shaped doped regions 244-2 are the same. In addition, the doping concentrations of the doped regions 242-1 and 242-2 are greater than the doping concentrations of the doped regions 244-1 and 244-2. In some embodiments, a top surface of the frame-shaped doped region 244-1 is in contact with the frame-shaped doped region 242-1, and side edges and a bottom surface of the frame-shaped doped region 244-1 are in contact with the frame-shaped well region 212-1 Contact. Similarly, a top surface of the frame-shaped doped region 244-2 is in contact with the frame-shaped doped region 242-2, and a side edge and a bottom surface of the frame-shaped doped region 244-2 are in contact with the frame-shaped well region 212-2 touch.

在一些實施例中,高壓裝置200包含圍繞隔離件204-1及204-2、井區210-1及210-2、框架狀井區212-1、212-2、214-1及214-2、框架狀摻雜區240-1、240-2、242-1、242-2、244-1及244-2、框架狀源極區230S-1及230S-2、框架狀閘極結構220-1及220-2、及汲極區230D-1及230D-2的另一框架狀隔離件208。In some embodiments, high pressure device 200 includes surrounding spacers 204-1 and 204-2, wells 210-1 and 210-2, framed wells 212-1, 212-2, 214-1 and 214-2 , frame-shaped doped regions 240-1, 240-2, 242-1, 242-2, 244-1 and 244-2, frame-shaped source regions 230S-1 and 230S-2, frame-shaped gate structure 220- 1 and 220-2, and another frame-like spacer 208 for drain regions 230D-1 and 230D-2.

在一些實施例中,一框架狀摻雜區250a經放置於框架狀隔離件204-1與框架狀隔離件208之間。此外,一摻雜區250b經放置於框架狀隔離件204-1與框架狀隔離件204-2之間。耦合框架狀摻雜區250a及摻雜區250b。高壓裝置200進一步包含在框架狀摻雜區250a之下的一框架狀摻雜區252a及一框架狀井區254a、及在摻雜區250b之下的一摻雜區252b及一井區254b。摻雜區252b經耦合至框架狀摻雜區252a,且井區254b經耦合至框架狀井區254a。In some embodiments, a frame-shaped doped region 250a is placed between the frame-shaped spacer 204-1 and the frame-shaped spacer 208. In addition, a doped region 250b is placed between the frame-shaped spacer 204-1 and the frame-shaped spacer 204-2. The frame-shaped doped region 250a and the doped region 250b are coupled. The high voltage device 200 further includes a frame-shaped doped region 252a and a frame-shaped well region 254a under the frame-shaped doped region 250a, and a doped region 252b and a well region 254b under the doped region 250b. Doped region 252b is coupled to frame-shaped doped region 252a, and well region 254b is coupled to frame-shaped well region 254a.

框架狀摻雜區250a、摻雜區250b、框架狀摻雜區252a、摻雜區252b、框架狀井區254a及井區254b包含第二導電類型。框架狀摻雜區250a之一摻雜濃度及摻雜區250b之一摻雜濃度相同,框架狀摻雜區252a之一摻雜濃度及摻雜區252b之一摻雜濃度相同,且框架狀井區254a之一摻雜濃度及井區254b之一摻雜濃度相同。此外,框架狀摻雜區250a及摻雜區250b之摻雜濃度大於框架狀摻雜區252a及摻雜區252b之摻雜濃度,且框架狀摻雜區252a及摻雜區252b之摻雜濃度大於框架狀井區254a及井區254b之摻雜濃度。在一些實施例中,框架狀摻雜區252a經放置於框架狀摻雜區250a之下使得框架狀摻雜區250a之一底部表面與框架狀摻雜區252a接觸。框架狀井區254a經形成在框架狀摻雜區252a之下,使得框架狀摻雜區252a之一底部表面及側邊緣與框架狀井區254a接觸。類似地,摻雜區252b經放置於摻雜區250b之下使得摻雜區250b之一底部表面與摻雜區252b接觸。井區254b經形成在摻雜區252b之下,使得摻雜區252b之一底部表面及側邊緣與井區254b接觸。在一些實施例中,框架狀井區254a及框架狀井區254b與井區210-1及210-2兩者接觸。Frame-shaped doped regions 250a, doped regions 250b, frame-shaped doped regions 252a, doped regions 252b, frame-shaped well regions 254a, and well regions 254b include the second conductivity type. A doping concentration of the frame-shaped doping region 250a and a doping concentration of the doping region 250b are the same, a doping concentration of the frame-shaped doping region 252a and a doping concentration of the doping region 252b are the same, and the frame-shaped well A doping concentration of the region 254a and a doping concentration of the well region 254b are the same. In addition, the doping concentration of the frame-shaped doping region 250a and the doping region 250b is greater than the doping concentration of the frame-shaped doping region 252a and the doping region 252b, and the doping concentration of the frame-shaped doping region 252a and the doping region 252b It is larger than the doping concentration of the frame-shaped well region 254a and the well region 254b. In some embodiments, the frame-shaped doped region 252a is placed under the frame-shaped doped region 250a such that a bottom surface of the frame-shaped doped region 250a is in contact with the frame-shaped doped region 252a. The frame-shaped well region 254a is formed under the frame-shaped doped region 252a such that a bottom surface and side edges of the frame-shaped doped region 252a are in contact with the frame-shaped well region 254a. Similarly, doped region 252b is placed under doped region 250b such that a bottom surface of doped region 250b is in contact with doped region 252b. The well region 254b is formed under the doped region 252b such that a bottom surface and side edges of the doped region 252b are in contact with the well region 254b. In some embodiments, framed well region 254a and framed well region 254b are in contact with both well regions 210-1 and 210-2.

在一些實施例中,框架狀摻雜區250a及摻雜區250b可充當用於高壓裝置200之保護環。框架狀摻雜區250a及摻雜區250b允許透過框架狀摻雜區252a、框架狀摻雜區252b、框架狀井區254a及框架狀井區254b將一電偏壓施加至基板202。應瞭解,框架狀摻雜區250a及框架狀摻雜區250b之形成係選用的。In some embodiments, the frame-like doped regions 250a and 250b may serve as guard rings for the high voltage device 200 . Frame doped regions 250a and 250b allow an electrical bias to be applied to substrate 202 through frame doped regions 252a, frame doped regions 252b, frame well regions 254a, and frame well regions 254b. It should be understood that the formation of the frame-shaped doped region 250a and the frame-shaped doped region 250b is selected.

此外,如圖3中展示,高壓裝置200具有圍繞一中心軸CA之一線對稱組態。在一些實施例中,中心軸CA通過摻雜區250b。因此,中心軸CA左側之元件之配置(即,汲極區230D-1、摻雜區232-1、框架狀隔離件204-1、框架狀閘極結構220-1、框架狀源極區230S-1、框架狀摻雜區240-1、242-1、244-1、井區210-1、及框架狀井區212-1、214-1)與中心軸CA右側之元件之配置(即,汲極區230D-2、摻雜區232-2、框架狀隔離件204-2、框架狀閘極結構220-2、框架狀源極區230S-2、框架狀摻雜區240-2、242-2、244-2、井區210-2、及框架狀井區212-2、214-2)相同。在一些實施例中,汲極區230D-1及230D-2電連接至一相同連接結構,框架狀閘極結構220-1及220-2電連接至一相同連接結構,且框架狀源極區230S-1及230S-2電連接至一相同連接結構。Furthermore, as shown in FIG. 3, the high voltage device 200 has a line-symmetric configuration about a central axis CA. In some embodiments, the central axis CA passes through the doped region 250b. Therefore, the configuration of the elements on the left side of the central axis CA (ie, drain region 230D-1, doped region 232-1, frame-shaped spacer 204-1, frame-shaped gate structure 220-1, frame-shaped source region 230S) -1. The arrangement of the frame-shaped doped regions 240-1, 242-1, 244-1, the well region 210-1, and the frame-shaped well regions 212-1, 214-1) and the elements on the right side of the central axis CA (ie , drain region 230D-2, doped region 232-2, frame-shaped spacer 204-2, frame-shaped gate structure 220-2, frame-shaped source region 230S-2, frame-shaped doped region 240-2, 242-2, 244-2, well block 210-2, and frame-shaped well blocks 212-2, 214-2) are the same. In some embodiments, the drain regions 230D-1 and 230D-2 are electrically connected to a same connection structure, the frame-shaped gate structures 220-1 and 220-2 are electrically connected to a same connection structure, and the frame-shaped source regions 230S-1 and 230S-2 are electrically connected to a same connection structure.

根據高壓裝置200之一些實施例,如圖4中展示,可在井區212-1之邊緣212e-1與井區210-1之邊緣210e-1之間且在井區212-2之一邊緣212e-2與井區210-2之邊緣210e-2之間定義一距離d。在一些實施例中,距離d可介於約2 μm與約3 μm之間。在一些比較方法中,當距離d小於2 μm時,電流可擊穿井區210-1、210-2且因此此裝置可能發生故障。在替代比較方法中,當距離d大於3 μm時,此裝置可能需要更多面積以容納井區且因此無法收縮。與比較方法對比,高壓裝置200之一抗擊穿能力可改良達大於約300%。According to some embodiments of high pressure device 200, as shown in Figure 4, there may be between edge 212e-1 of well region 212-1 and edge 210e-1 of well region 210-1 and at one edge of well region 212-2 A distance d is defined between 212e-2 and the edge 210e-2 of the well region 210-2. In some embodiments, the distance d may be between about 2 μm and about 3 μm. In some comparison methods, when the distance d is less than 2 μm, the current may break down the well regions 210-1, 210-2 and thus the device may fail. In an alternative comparison method, when the distance d is greater than 3 μm, the device may require more area to accommodate the well area and therefore cannot shrink. The breakdown resistance of one of the high voltage devices 200 may be improved by greater than about 300% compared to the comparative method.

此外,在高壓裝置200中,當高壓裝置200處於一關斷狀態時,框架狀閘極結構220-1之下之井區210-1及框架狀閘極結構220-2之下之井區210-2可完全空乏。換言之,當高壓裝置200處於關斷狀態時,可形成框架狀完全空乏區A。框架狀完全空乏區A幫助增加崩潰電壓。在一些實施例中,高壓裝置200之崩潰電壓可改良達大於約27%。In addition, in the high voltage device 200, when the high voltage device 200 is in an off state, the well region 210-1 under the frame-shaped gate structure 220-1 and the well region 210 under the frame-shaped gate structure 220-2 -2 can be completely empty. In other words, when the high voltage device 200 is in an off state, the frame-shaped completely depleted region A may be formed. The frame-like fully depleted region A helps to increase the breakdown voltage. In some embodiments, the breakdown voltage of the high voltage device 200 may be improved by greater than about 27%.

由於藉由框架狀閘極結構220-1及220-2增加一通道寬度,故可減小高壓裝置200之一接通電阻。Since a channel width is increased by the frame-shaped gate structures 220-1 and 220-2, an on-resistance of the high-voltage device 200 can be reduced.

因此,本揭露提供一種具有一框架狀閘極結構之高壓裝置。框架狀閘極結構幫助減少自汲極區通過漂移區之電流。因此,可提高高壓裝置之崩潰電壓及抗擊穿能力。此外,由於框架狀閘極幫助改良抗擊穿能力,故可減小n型摻雜層之一寬度,使得可減小接通電阻。換言之,包含框架狀閘極結構之高壓裝置具有一增大之崩潰電壓、一經改良抗擊穿能力、及減小之接通電阻。Therefore, the present disclosure provides a high-voltage device having a frame-shaped gate structure. The frame-like gate structure helps reduce current flow from the drain region through the drift region. Therefore, the breakdown voltage and breakdown resistance of the high-voltage device can be improved. In addition, since the frame-shaped gate helps to improve the breakdown resistance, a width of the n-type doped layer can be reduced, so that the on-resistance can be reduced. In other words, high voltage devices including frame-like gate structures have an increased breakdown voltage, an improved breakdown resistance, and reduced on-resistance.

根據本揭露之一項實施例,提供一種高壓裝置。該高壓裝置包含:一基板;至少一第一隔離件,其在該基板中;一第一井區;一框架狀閘極結構,其在該第一井區上方且覆蓋該第一隔離件之一部分;一汲極區,其在該第一井區中且藉由該第一隔離件而與該框架狀閘極結構分離;及一源極區,其藉由該第一隔離件及該框架狀閘極結構而與該汲極區分離。在一些實施例中,該第一井區、該汲極區及該源極區包含一第一導電類型,且該基板包含一第二導電類型。該第一導電類型及該第二導電類型彼此互補。According to an embodiment of the present disclosure, a high-voltage device is provided. The high-voltage device includes: a substrate; at least one first spacer in the substrate; a first well area; a frame-shaped gate structure over the first well area and covering the first spacer a portion; a drain region in the first well region and separated from the frame-like gate structure by the first spacer; and a source region by the first spacer and the frame The gate-like structure is separated from the drain region. In some embodiments, the first well region, the drain region, and the source region include a first conductivity type, and the substrate includes a second conductivity type. The first conductivity type and the second conductivity type are complementary to each other.

根據本揭露之一項實施例,提供一種高壓裝置。該高壓裝置包含:一基板,其包含放置於其中之一框架狀隔離件;一框架狀閘極結構,其在該基板上方且覆蓋該框架狀隔離件之一部分;一汲極區,其在該基板中且藉由該框架狀隔離件圍封;一源極區,其在該基板中且在與該汲極區相對之一側上鄰近該框架狀閘極結構;一第一摻雜區,其在該汲極區之下且與該基板分離;及一第二摻雜區,其在該源極區之下且與該源極區及該基板分離。在一些實施例中,該汲極區、該源極區及該第一摻雜區包含一第一導電類型,且該基板及該第二摻雜區包含與該第一導電類型互補的一第二導電類型。According to an embodiment of the present disclosure, a high-voltage device is provided. The high-voltage device includes: a substrate including a frame-shaped spacer placed therein; a frame-shaped gate structure over the substrate and covering a portion of the frame-shaped spacer; a drain region in the in the substrate and enclosed by the frame-shaped spacer; a source region in the substrate and adjacent to the frame-shaped gate structure on a side opposite to the drain region; a first doped region, under the drain region and separate from the substrate; and a second doped region under the source region and separate from the source region and the substrate. In some embodiments, the drain region, the source region and the first doped region comprise a first conductivity type, and the substrate and the second doped region comprise a first conductivity type complementary to the first conductivity type Two conductivity types.

根據本揭露之一項實施例,提供一種高壓裝置。該高壓裝置包含彼此分離的一第一框架狀隔離件及一第二框架狀隔離件、覆蓋該第一框架狀隔離件之一部分的一第一框架狀閘極結構及覆蓋該第二框架狀隔離件之一部分的一第二框架狀閘極結構、藉由該第一框架狀隔離件圍封的一第一汲極區及藉由該第二框架狀隔離件圍封的一第二汲極區、圍繞該第一框架狀閘極結構的一第一框架狀源極區及圍繞該第二框架狀閘極結構的一第二框架狀源極區、圍繞該第一框架狀閘極結構及該第二框架狀閘極結構的一第一摻雜區、及介於該第一框架狀閘極結構與該第二框架狀閘極結構之間的一第二摻雜區。該第二摻雜區耦合至該第一摻雜區。在一些實施例中,該第一汲極區、該第二汲極區、該第一框架狀源極區及該第二框架狀源極區包含一第一導電類型,且該基板、該第一摻雜區及該第二摻雜區包含一第二導電類型。該第一導電類型及該第二導電類型彼此互補。According to an embodiment of the present disclosure, a high-voltage device is provided. The high-voltage device includes a first frame-shaped spacer and a second frame-shaped spacer separated from each other, a first frame-shaped gate structure covering a portion of the first frame-shaped spacer, and covering the second frame-shaped spacer a second frame-shaped gate structure of a portion of the component, a first drain region enclosed by the first frame-shaped spacer, and a second drain region enclosed by the second frame-shaped spacer , a first frame-shaped source region surrounding the first frame-shaped gate structure and a second frame-shaped source region surrounding the second frame-shaped gate structure, surrounding the first frame-shaped gate structure and the A first doped region of the second frame-shaped gate structure, and a second doped region between the first frame-shaped gate structure and the second frame-shaped gate structure. The second doped region is coupled to the first doped region. In some embodiments, the first drain region, the second drain region, the first frame-shaped source region, and the second frame-shaped source region comprise a first conductivity type, and the substrate, the first frame-shaped source region, and the A doped region and the second doped region include a second conductivity type. The first conductivity type and the second conductivity type are complementary to each other.

前述內容略述數項實施例之特徵,使得熟習此項技術者可更佳地理解本揭露之態樣。熟習此項技術者應瞭解,其等可容易地使用本揭露作為用於設計或修改其他製程及結構之一基礎以實行相同目的及/或達成本文中介紹之實施例之相同優點。熟習此項技術者亦應瞭解,此等等效構造不背離本揭露之精神及範疇,且其等可在不背離本揭露之精神及範疇之情況下在本文中作出各種改變、置換及更改。The foregoing outlines features of several embodiments so that those skilled in the art may better understand aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments described herein. Those skilled in the art should also understand that these equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they can make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

100:高壓裝置 102:基板 104:框架狀隔離件 106:框架狀隔離件 108:框架狀隔離件 110:井區 110e:側邊緣 112:井區 112e:邊緣 114:井區 120:框架狀閘極結構 122:閘極導電層 124:閘極介電層 126i:內間隔件 126o:外間隔件 130D:汲極區 130S:源極區 132:摻雜區 140:摻雜區 142:摻雜區 144:摻雜區 150:摻雜區 152:摻雜區 154:井區 200:高壓裝置 202:基板 204-1:框架狀隔離件 204-2:框架狀隔離件 206-1:框架狀隔離件 206-2:框架狀隔離件 208:框架狀隔離件 210-1:井區 210-2:井區 210e-1:側邊緣 210e-2:側邊緣 212-1:框架狀井區 212-2:框架狀井區 212e-1:邊緣 214-1:框架狀井區 214-2:框架狀井區 220-1:框架狀閘極結構 220-2:框架狀閘極結構 222:閘極導電層 224:閘極介電層 226i:內間隔件 226o:外間隔件 230D-1:汲極區 230D-2:汲極區 230S-1:框架狀源極區 230S-2:框架狀源極區 232-1:摻雜區 232-2:摻雜區 240-1:框架狀摻雜區 240-2:框架狀摻雜區/框架狀本體拾取區 242-1:框架狀摻雜區 242-2:框架狀摻雜區 244-1:框架狀摻雜區 244-2:框架狀摻雜區 250a:框架狀摻雜區 250b:摻雜區 252a:框架狀摻雜區 252b:摻雜區 254a:框架狀井區 254b:井區 Ax1:第一軸 Ax2:第二軸 d:距離100: High voltage device 102: Substrate 104: Frame-like spacer 106: Frame-like spacer 108: Frame-like spacer 110: Well District 110e: side edge 112: Well District 112e: Edge 114: Well District 120: Frame gate structure 122: gate conductive layer 124: gate dielectric layer 126i: Internal Spacer 126o: External spacer 130D: drain region 130S: source region 132: Doping region 140: Doping region 142: Doping region 144: Doping region 150: Doping region 152: Doping region 154: Well District 200: High pressure device 202: Substrate 204-1: Frame-like spacer 204-2: Frame-like spacer 206-1: Frame-like spacer 206-2: Frame-like spacer 208: Frame-like spacer 210-1: Well Area 210-2: Well Area 210e-1: Side Edge 210e-2: Side Edge 212-1: Framed Well Area 212-2: Framed Well Area 212e-1: Edge 214-1: Framed Well Area 214-2: Framed Well Area 220-1: Frame gate structure 220-2: Frame gate structure 222: gate conductive layer 224: gate dielectric layer 226i: Internal Spacer 226o: External Spacer 230D-1: Drain region 230D-2: Drain region 230S-1: Frame-shaped source region 230S-2: Frame-shaped source region 232-1: Doping region 232-2: Doping region 240-1: Frame-like doped regions 240-2: Frame-shaped doped region/frame-shaped body pick-up region 242-1: Frame-like doped regions 242-2: Frame-like doped regions 244-1: Frame-like doped regions 244-2: Frame-like doped regions 250a: frame-like doped region 250b: Doping region 252a: frame-like doped region 252b: Doping region 254a: Framed well area 254b: Well area Ax1: the first axis Ax2: Second axis d: distance

當結合附圖閱讀時,從以下詳細描述最佳理解本揭露之態樣。應注意,根據產業中之標準實踐,各種構件未按比例繪製。事實上,為了清楚論述可任意增大或減小各種構件之尺寸。Aspects of the present disclosure are best understood from the following detailed description when read in conjunction with the accompanying drawings. It should be noted that in accordance with standard practice in the industry, the various components are not drawn to scale. In fact, the dimensions of the various components may be arbitrarily increased or decreased for clarity of discussion.

圖1係在一或多項實施例中根據本揭露之態樣之一高壓裝置之一俯視圖。1 is a top view of a high voltage device according to aspects of the present disclosure in one or more embodiments.

圖2係沿著圖1之線I-I’獲取之一剖面圖。Fig. 2 is a cross-sectional view taken along the line I-I' of Fig. 1 .

圖3係在一或多項實施例中根據本揭露之態樣之一高壓裝置之一俯視圖。3 is a top view of a high voltage device according to aspects of the present disclosure in one or more embodiments.

圖4係沿著圖3之線II-II’獲取之一剖面圖。Fig. 4 is a cross-sectional view taken along the line II-II' of Fig. 3 .

100:高壓裝置 100: High voltage device

104:框架狀隔離件 104: Frame-like spacer

106:框架狀隔離件 106: Frame-like spacer

108:框架狀隔離件 108: Frame-like spacer

110:井區 110: Well District

120:框架狀閘極結構 120: Frame gate structure

130D:汲極區 130D: drain region

130S:源極區 130S: source region

140:摻雜區 140: Doping region

150:摻雜區 150: Doping region

Ax1:第一軸 Ax1: the first axis

Ax2:第二軸 Ax2: Second axis

Claims (10)

一種高壓裝置,其包括:一基板;至少一第一隔離件,其在該基板中;一第一井區;一第二井區,其在該第一井區中;一框架狀閘極結構,其在該第一井區上方且覆蓋該第一隔離件之一部分;一汲極區,其在該第一井區中且藉由該第一隔離件而與該框架狀閘極結構分離;一源極區,其藉由該第一隔離件及該框架狀閘極結構而與該汲極區分離;一第一摻雜區,其在該第一井區中且藉由該第一隔離件而與該框架狀閘極結構分離;一第二摻雜區,其鄰近該源極區;及一第三摻雜區,其在該第二摻雜區之下,其中該第一井區、該汲極區、該源極區及該第一摻雜區包括一第一導電類型,該基板、該第二井區、該第二摻雜區及該第三摻雜區包括一第二導電類型,且該第一導電類型及該第二導電類型彼此互補。 A high-voltage device comprising: a substrate; at least a first spacer in the substrate; a first well region; a second well region in the first well region; a frame-shaped gate structure , which is above the first well region and covers a portion of the first spacer; a drain region in the first well region and separated from the frame-like gate structure by the first spacer; a source region separated from the drain region by the first spacer and the frame-shaped gate structure; a first doped region in the first well region and by the first isolation a second doped region adjacent to the source region; and a third doped region below the second doped region, wherein the first well region , the drain region, the source region and the first doped region comprise a first conductivity type, the substrate, the second well region, the second doped region and the third doped region comprise a second conductivity type, and the first conductivity type and the second conductivity type are complementary to each other. 如請求項1之高壓裝置,其中該第二井區之一側邊緣與該第一井區接觸。 The high pressure device of claim 1, wherein a side edge of the second well area is in contact with the first well area. 如請求項1之高壓裝置,其進一步包括在該第三摻雜區之下的一第四摻雜區,其中該第四摻雜區包括該第二導電類型,且藉由該第二井區將該第四摻雜區與該第一井區分離。 The high-voltage device of claim 1, further comprising a fourth doped region below the third doped region, wherein the fourth doped region includes the second conductivity type, and through the second well region The fourth doped region is separated from the first well region. 如請求項1之高壓裝置,其進一步包括在該第一井區及該第二井區中的一第三井區,其中該第三井區包括該第二導電類型。 The high-voltage device of claim 1, further comprising a third well region in the first well region and the second well region, wherein the third well region includes the second conductivity type. 如請求項1之高壓裝置,其進一步包括放置於該基板中且與該框架狀閘極結構及該第一隔離件分離的一第二隔離件,其中該源極區經放置於該框架狀閘極結構與該第二隔離件之間。 The high-voltage device of claim 1, further comprising a second spacer disposed in the substrate and separated from the frame-shaped gate structure and the first spacer, wherein the source region is disposed in the frame-shaped gate between the pole structure and the second spacer. 一種高壓裝置,其包括:一基板,其包括放置於其中的一框架狀隔離件;一第一井區,其在該基板中;一第二井區,其在該第一井區中且藉由該第一井區而與該基板分離;一第三井區,其中該第三井區之一部分在該第一井區中且該第三井區之一部分在該第二井區中;一框架狀閘極結構,其在該基板上方且覆蓋該框架狀隔離件之一部分;一汲極區,其在該基板中且藉由該框架狀隔離件圍封;一源極區,其在該基板中且在與該汲極區相對之一側上鄰近該框架 狀閘極結構;一第一摻雜區,其在該汲極區之下且與該基板分離;一第二摻雜區,其在該源極區之下且與該源極區及該基板分離;及一第三摻雜區,其在該第二井區上方,其中該第三摻雜區之一側壁與該第一井區接觸,且該第二摻雜區介於該第三摻雜區與該第三井區之間,其中該第一井區、該汲極區、該源極區及該第一摻雜區包括一第一導電類型,且該基板、該第二井區、該第三井區、該第二摻雜區及該第三摻雜區包括與該第一導電類型互補的一第二導電類型。 A high voltage device comprising: a substrate including a frame-like spacer placed therein; a first well region in the substrate; a second well region in the first well region and by separated from the substrate by the first well region; a third well region, wherein a portion of the third well region is in the first well region and a portion of the third well region is in the second well region; a a frame-shaped gate structure over the substrate and covering a portion of the frame-shaped spacer; a drain region in the substrate and enclosed by the frame-shaped spacer; a source region in the in the substrate and adjacent to the frame on a side opposite the drain region gate structure; a first doped region under the drain region and separated from the substrate; a second doped region under the source region and with the source region and the substrate separation; and a third doped region above the second well region, wherein a sidewall of the third doped region is in contact with the first well region, and the second doped region is between the third doped region between the impurity region and the third well region, wherein the first well region, the drain region, the source region and the first doped region comprise a first conductivity type, and the substrate, the second well region , the third well region, the second doped region and the third doped region comprise a second conductivity type complementary to the first conductivity type. 如請求項6之高壓裝置,其中該第二井區具有圍繞該框架狀閘極結構的一框架狀組態。 The high voltage device of claim 6, wherein the second well region has a frame-like configuration surrounding the frame-like gate structure. 如請求項6之高壓裝置,其中該第三摻雜區具有一框架狀組態,且該第三井區具有一框架狀組態。 The high voltage device of claim 6, wherein the third doped region has a frame-like configuration, and the third well region has a frame-like configuration. 一種高壓裝置,其包括:一第一框架狀隔離件及一第二框架狀隔離件,其等彼此分離;覆蓋該第一框架狀隔離件之一部分的一第一框架狀閘極結構及覆蓋該第二框架狀隔離件之一部分的一第二框架狀閘極結構;藉由該第一框架狀隔離件圍封的一第一汲極區及藉由該第二框架狀隔離件圍封的一第二汲極區;圍繞該第一框架狀閘極結構的一第一框架狀源極區及圍繞該第二框 架狀閘極結構的一第二框架狀源極區;一第一摻雜區,其圍繞該第一框架狀閘極結構及該第二框架狀閘極結構;及一第二摻雜區,其介於該第一框架狀閘極結構與該第二框架狀閘極結構之間,且耦合至該第一摻雜區,其中該第一汲極區、該第二汲極區、該第一框架狀源極區及該第二框架狀源極區包括一第一導電類型,且該第一摻雜區及該第二摻雜區包括與該第一導電類型互補的一第二導電類型。 A high-voltage device includes: a first frame-shaped spacer and a second frame-shaped spacer, which are separated from each other; a first frame-shaped gate structure covering a portion of the first frame-shaped spacer and covering the A second frame-shaped gate structure of a portion of the second frame-shaped spacer; a first drain region enclosed by the first frame-shaped spacer and a second frame-shaped spacer enclosed by the second frame-shaped spacer second drain region; a first frame-shaped source region surrounding the first frame-shaped gate structure and surrounding the second frame a second frame-shaped source region of the frame-shaped gate structure; a first doped region surrounding the first frame-shaped gate structure and the second frame-shaped gate structure; and a second doped region, It is between the first frame-shaped gate structure and the second frame-shaped gate structure, and is coupled to the first doping region, wherein the first drain region, the second drain region, the first A frame-shaped source region and the second frame-shaped source region include a first conductivity type, and the first doped region and the second doped region include a second conductivity type complementary to the first conductivity type . 如請求項9之高壓裝置,其進一步包括:一第一井區及一第二井區,其等包括該第一導電類型;及一第一框架狀井區及一第二框架狀井區,其等包括該第二導電類型,其中該第一框架狀井區在該第一井區中,且該第二框架狀井區在該第二井區中。 The high-voltage device of claim 9, further comprising: a first well region and a second well region, including the first conductivity type; and a first frame-shaped well region and a second frame-shaped well region, These include the second conductivity type, wherein the first frame-like well region is in the first well region, and the second frame-like well region is in the second well region.
TW109139974A 2019-11-29 2020-11-16 High voltage device TWI772967B (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201962942049P 2019-11-29 2019-11-29
US62/942,049 2019-11-29
US16/906,894 US11322609B2 (en) 2019-11-29 2020-06-19 High voltage device
US16/906,894 2020-06-19

Publications (2)

Publication Number Publication Date
TW202137487A TW202137487A (en) 2021-10-01
TWI772967B true TWI772967B (en) 2022-08-01

Family

ID=76043904

Family Applications (1)

Application Number Title Priority Date Filing Date
TW109139974A TWI772967B (en) 2019-11-29 2020-11-16 High voltage device

Country Status (3)

Country Link
US (2) US11322609B2 (en)
CN (1) CN112885903B (en)
TW (1) TWI772967B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12142686B2 (en) * 2021-05-26 2024-11-12 Globalfoundries U.S. Inc. Field effect transistor
US11764225B2 (en) 2021-06-10 2023-09-19 Globalfoundries U.S. Inc. Field effect transistor with shallow trench isolation features within source/drain regions
TWI866154B (en) * 2023-04-11 2024-12-11 世界先進積體電路股份有限公司 Semiconductor device
US20240429227A1 (en) * 2023-06-23 2024-12-26 Globalfoundries U.S. Inc. Structures for an electrostatic discharge protection device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080237656A1 (en) * 2007-03-28 2008-10-02 Advanced Analogic Technologies, Inc. Isolated junction field-effect transistor
TW201620136A (en) * 2014-11-26 2016-06-01 聯華電子股份有限公司 High voltage MOS transistor
US20160163583A1 (en) * 2014-12-04 2016-06-09 Globalfoundries Singapore Pte. Ltd. Isolation scheme for high voltage device
TW201921588A (en) * 2017-09-28 2019-06-01 台灣積體電路製造股份有限公司 Integrated circuit for integrating high-voltage junction terminal device and high-voltage gold-oxygen semiconductor device and manufacturing method thereof

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0821713B2 (en) * 1987-02-26 1996-03-04 株式会社東芝 Conduction modulation type MOSFET
JP3308505B2 (en) * 1999-04-19 2002-07-29 セイコーインスツルメンツ株式会社 Semiconductor device
US7115946B2 (en) * 2000-09-28 2006-10-03 Kabushiki Kaisha Toshiba MOS transistor having an offset region
US7843002B2 (en) * 2007-07-03 2010-11-30 Taiwan Semiconductor Manufacturing Company, Ltd. Fully isolated high-voltage MOS device
US7910995B2 (en) * 2008-04-24 2011-03-22 Fairchild Semiconductor Corporation Structure and method for semiconductor power devices
US8575691B2 (en) * 2010-03-24 2013-11-05 United Microelectronics Corp. Lateral-diffusion metal-oxide semiconductor device
JP2011243919A (en) * 2010-05-21 2011-12-01 Panasonic Corp Semiconductor device and method for manufacturing the same
EP2402998B1 (en) * 2010-07-01 2020-04-08 ams AG Method of producing a p-channel LDMOS transistor
US8278710B2 (en) * 2010-07-23 2012-10-02 Freescale Semiconductor, Inc. Guard ring integrated LDMOS
US8816476B2 (en) * 2011-04-27 2014-08-26 Alpha & Omega Semiconductor Corporation Through silicon via processing techniques for lateral double-diffused MOSFETS
KR101800371B1 (en) * 2011-05-27 2017-11-23 삼성전자주식회사 Semiconductor device
US9219038B2 (en) * 2013-03-12 2015-12-22 Taiwan Semiconductor Manufacturing Co., Ltd. Shielding for through-silicon-via
KR102115619B1 (en) * 2013-09-06 2020-05-27 에스케이하이닉스 시스템아이씨 주식회사 Semiconductor device and method for fabricating the same
WO2015079511A1 (en) * 2013-11-27 2015-06-04 ルネサスエレクトロニクス株式会社 Semiconductor device
US9312348B2 (en) * 2014-02-14 2016-04-12 Taiwan Semiconductor Manufacturing Company, Ltd. Ultra high voltage semiconductor device with electrostatic discharge capabilities
US9166046B2 (en) * 2014-02-14 2015-10-20 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of manufacturing
TWI608546B (en) * 2015-08-14 2017-12-11 立錡科技股份有限公司 Lateral double diffused metal oxide semiconductor device and manufacturing method thereof
US9461046B1 (en) * 2015-12-18 2016-10-04 Texas Instruments Incorporated LDMOS device with graded body doping
US9954098B1 (en) * 2017-04-26 2018-04-24 Macronix International Co., Ltd. Semiconductor structure and method of manufacturing the same
CN109216431B (en) * 2017-07-03 2020-04-21 无锡华润上华科技有限公司 Completely isolated laterally diffused metal oxide semiconductor structure and method of manufacture
US10128331B1 (en) * 2017-08-01 2018-11-13 Vanguard International Semiconductor Corporation High-voltage semiconductor device and method for manufacturing the same
JP6920137B2 (en) * 2017-08-31 2021-08-18 ルネサスエレクトロニクス株式会社 Semiconductor devices and their manufacturing methods
US11374124B2 (en) * 2018-06-28 2022-06-28 Texas Instruments Incorporated Protection of drain extended transistor field oxide

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080237656A1 (en) * 2007-03-28 2008-10-02 Advanced Analogic Technologies, Inc. Isolated junction field-effect transistor
TW201620136A (en) * 2014-11-26 2016-06-01 聯華電子股份有限公司 High voltage MOS transistor
US20160163583A1 (en) * 2014-12-04 2016-06-09 Globalfoundries Singapore Pte. Ltd. Isolation scheme for high voltage device
TW201921588A (en) * 2017-09-28 2019-06-01 台灣積體電路製造股份有限公司 Integrated circuit for integrating high-voltage junction terminal device and high-voltage gold-oxygen semiconductor device and manufacturing method thereof

Also Published As

Publication number Publication date
US20210167205A1 (en) 2021-06-03
US20220254923A1 (en) 2022-08-11
US11757034B2 (en) 2023-09-12
US11322609B2 (en) 2022-05-03
CN112885903A (en) 2021-06-01
TW202137487A (en) 2021-10-01
CN112885903B (en) 2026-01-30

Similar Documents

Publication Publication Date Title
TWI772967B (en) High voltage device
US10236377B2 (en) Semiconductor device
US8994103B2 (en) High voltage metal-oxide-semiconductor transistor device and manufacturing method thereof
EP4525583A2 (en) Field-effect transistor, and method for manufacturing same
US20140042527A1 (en) High voltage metal-oxide-semiconductor transistor device
TW201601318A (en) Power integration device, electronic device including the same, and electronic system including the same
US20150162439A1 (en) Semiconductor device including a transistor having a low doped drift region and method for the formation thereof
US11784226B2 (en) Semiconductor gate-all-around device having an anti-punch-through (APT) layer including carbon
US20170243977A1 (en) Finfet structure device
US10658505B1 (en) High voltage device and a method for forming the high voltage device
US20250366089A1 (en) Circuit Structure and Method for Reducing Electronic Noises
US10756209B2 (en) Semiconductor device
US10008573B1 (en) High-voltage metal-oxide-semiconductor transistor device
US20250344496A1 (en) Dimension variations in semiconductor device and method for manufacturing same
US8461621B2 (en) Method and apparatus of forming bipolar transistor device
CN222706892U (en) High voltage device structure
CN119967864A (en) Semiconductor device and method for manufacturing the same
US20240178317A1 (en) Semiconductor device
JP2024137200A (en) Field-effect transistor
EP4307381A1 (en) Field-effect transistor
US12527052B2 (en) High voltage device and method for forming the same
US20090289307A1 (en) Semiconductor device
US20240379841A1 (en) Semiconductor device
JP7315743B2 (en) semiconductor equipment
KR102424764B1 (en) Lateral double-diffused mos transistor