TWI771115B - Light emitting device array circuit capable of reducing ghost image and driver circuit and control method thereof - Google Patents
Light emitting device array circuit capable of reducing ghost image and driver circuit and control method thereof Download PDFInfo
- Publication number
- TWI771115B TWI771115B TW110126877A TW110126877A TWI771115B TW I771115 B TWI771115 B TW I771115B TW 110126877 A TW110126877 A TW 110126877A TW 110126877 A TW110126877 A TW 110126877A TW I771115 B TWI771115 B TW I771115B
- Authority
- TW
- Taiwan
- Prior art keywords
- light
- emitting element
- precharge
- discharge
- preset
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 43
- 238000013500 data storage Methods 0.000 claims description 103
- 230000007935 neutral effect Effects 0.000 claims description 25
- 238000010586 diagram Methods 0.000 description 36
- 230000003071 parasitic effect Effects 0.000 description 9
- 238000012360 testing method Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 3
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0266—Reduction of sub-frame artefacts
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
本發明係有關一種發光元件陣列電路及其驅動電路與控制方法,特別是可減少鬼影之一種發光元件陣列電路及其驅動電路與控制方法。 The present invention relates to a light-emitting element array circuit, a driving circuit and a control method thereof, in particular to a light-emitting element array circuit, a driving circuit and a control method thereof which can reduce ghost images.
圖1A顯示一種先前技術發光二極體(light emitting diode,LED)陣列電路100示意圖。如圖1A所示,LED陣列電路100包括LED陣列110、複數掃描線開關電路120與複數資料線緩衝電路130。其中LED陣列110包括複數LED元件,排列成複數掃描線(scan line)N-1,N,N+1,N+2與複數資料線(data line)Ch1,Ch2,Ch3,Ch4。LED陣列電路100的基本操作方式,係利用掃描的方式,於一畫格(frame)中,依照複數掃描線N-1,N,N+1,N+2排列順序,依序對LED陣列110中的不同掃描線N-1,N,N+1,N+2,供應一掃描導通電壓Vdd,並於下一掃描線導通前,停止對該掃描線供應掃描導通電壓Vdd;另一方面,於適當時點供應預設資料線一預設調光位準DIM,使得LED陣列110中一預設LED元件導通,因而顯示出預設的圖案。
FIG. 1A shows a schematic diagram of a prior art light emitting diode (LED)
舉例而言,如圖1A所示,例如要在某一畫格(frame)中,點亮掃描線N資料線Ch3的LED元件A(如圖1A中粗虛線框所示意),則以掃描操作訊號控制掃描線N的掃描線開關電路120導通,以供應掃描導通電壓Vdd予掃描線
N;同時以資料操作訊號DOS控制資料線Ch3的資料線緩衝電路130,以提供預設調光位準DIM予資料線Ch3,使得LED導通電流流經掃描線N資料線Ch3的LED元件A,而使LED元件A發亮。
For example, as shown in FIG. 1A , for example, in a certain frame, to light up the LED element A of the data line Ch3 of the scan line N (as shown by the thick dotted box in FIG. 1A ), the scanning operation is performed. The signal controls the scan
一般而言,LED陣列電路100於正常操作時,會產生鬼影(ghost image)的問題,鬼影又分為上鬼影與下鬼影。請參閱圖1B,一種測試鬼影的方式,係利用點亮LED陣列110(由圖1B中圓圈所形成的陣列所示意)中,一斜角線上的LED元件(由白色圓圈所形的對角線所示意),來測試LED陣列110是否有鬼影產生。而在測試中,常見位於斜角線上的LED元件的上方的斜線上的LED元件(由圖1B中灰色圓圈所形成的斜線所示意),亦發出微亮,這種現象稱為上鬼影。上鬼影現象的成因來自於掃描線開關電路120中的寄生電容Cr。為解釋此現象,請參閱圖1A,例如在前述測試中,掃描操作訊號依序使各掃描線開關電路120供應掃描導通電壓Vdd予掃描線N-1、掃描線N、掃描線N+1與掃描線N+2,而資料操作訊號DOS亦依序使各資料線緩衝電路130提供預設調光位準DIM予對應的資料線Ch4、資料線Ch3、資料線Ch2、資料線Ch1,以依序點亮座標位於掃描線N-1資料線Ch4、掃描線N資料線Ch3、掃描線N+1資料線Ch2與掃描線N+2資料線Ch1所對應的四個LED元件。
Generally speaking, when the
舉例而言,當掃描線N-1的掃描線開關電路120結束供應掃描導通電壓Vdd予掃描線N-1後,由於對應掃描線N-1的掃描線開關電路120中的寄生電容Cr仍存有電荷的充電效應,使得接下來當掃描操作訊號控制掃描線N的掃描線開關電路120供應掃描導通電壓Vdd予掃描線N,且資料操作訊號DOS控制資料線Ch3的資料線緩衝電路130供應預設調光位準DIM予資料線Ch3時,掃描線N-1的掃描線開關電路120中寄生電容Cr內的電荷從圖中折線箭號所示的路徑釋放電壓,仍足以點亮座標位於掃描線N-1資料線Ch3上的LED元件,以此類推,因而產生如圖1B中,橢圓虛線所示意的上鬼影。
For example, after the scan
請參閱圖1D,在前述測試中,亦常見位於斜角線上的LED元件的下方的斜線上的LED元件(由圖1D中灰色圓圈所形成的斜線所示意),亦發出微亮,這種現象稱為下鬼影。下鬼影現象的成因來自於資料線緩衝電路130中的寄生電容Cc。為解釋此現象,請參閱圖1C與1D,例如在前述測試中,掃描操作訊號依序使各掃描線開關電路120供應掃描導通電壓Vdd予掃描線N-1、掃描線N、掃描線N+1與掃描線N+2,而資料操作訊號DOS亦依序使各資料線緩衝電路130提供預設調光位準予對應的資料線Ch4、資料線Ch3、資料線Ch2、資料線Ch1,以依序點亮座標位於掃描線N-1資料線Ch4、掃描線N資料線Ch3、掃描線N+1資料線Ch2與掃描線N+2資料線Ch1的四個LED元件。
Please refer to FIG. 1D . In the aforementioned test, the LED elements located on the diagonal line below the LED elements on the diagonal line (indicated by the diagonal line formed by the gray circle in FIG. 1D ) also emit a slight brightness. This phenomenon Called the lower ghost. The cause of the lower ghost phenomenon is the parasitic capacitance Cc in the data
舉例而言,當LED元件A結束點亮,資料線Ch3的資料線緩衝電路130結束供應預設調光位準DIM予資料線Ch3後,由於對應資料線Ch3的資料線緩衝電路130中的寄生電容Cc仍存有電荷的充電效應,使得接下來當資料線Ch2的資料線緩衝電路130供應預設調光位準DIM予資料線Ch2時,且掃描線N+1的掃描線開關電路120供應掃描導通電壓Vdd予掃描線N+1時,會形成如圖1C所示自掃描線N+1之掃描線開關電路120經由資料線Ch3的LED,到達資料線Ch3的資料線緩衝電路130中寄生電容Cc所形成的充電路徑(如圖1C中折線箭號所示意),在充電過程中,仍足以導通座標位於掃描線N+1資料線Ch3的LED元件,以此類推,因而產生如圖1D中,橢圓虛線所示意的下鬼影。
For example, when the LED element A finishes lighting, the data
有鑑於此,本發明即針對上述先前技術之不足,提出一種可減少鬼影之一種發光元件陣列電路及其驅動電路與控制方法。 In view of this, the present invention addresses the above-mentioned shortcomings of the prior art, and provides a light-emitting element array circuit, a driving circuit and a control method thereof that can reduce ghosting.
就其中一個觀點言,本發明提供了一種可減少鬼影之發光元件陣列電路,包括:一發光元件陣列,包括複數發光元件,排列為複數掃描線(scanline)與複數資料線(dataline),其中,在每一掃描線中的複數該發光元件之順向端,共同耦接至一掃描節點,且在每一資料線中的複數該發光元件之逆向端共同耦接至一資料節點;複數掃描線開關電路,分別與複數該掃描節點對應耦接,複數該掃描線開關電路,於一畫格(frame)中,依照複數該掃描線排列順序,輪流且不重疊地將對應之該掃描節點電連接至一掃描導通電壓;以及一驅動電路,包括:複數資料線緩衝電路,分別與複數該資料節點對應耦接,該資料線緩衝電路,用以根據一資料操作訊號,而提供或不提供一預設調光位準予對應之該資料節點;以及一預放電控制電路,分別與該複數掃描節點耦接,用以根據一預放電訊號,而於一預設預放電時段,將一預放電位準提供予預設之至少一該掃描節點;其中該資料線緩衝電路自提供該預設調光位準予對應之該資料節點,轉為不提供該預設調光位準予對應之該資料節點,至下一個順位之掃描線中所要點亮的該發光元件所對應之該資料線緩衝電路自不提供該預設調光位準予對應之該資料節點,轉為提供該預設調光位準予對應之該資料節點之間,具有一空檔時間(deadtime);其中該預設預放電時段相關於該空檔時間。 In one aspect, the present invention provides a light-emitting element array circuit that can reduce ghosting, comprising: a light-emitting element array, including a plurality of light-emitting elements, arranged as a plurality of scan lines and a plurality of data lines, wherein , the forward ends of the plurality of light-emitting elements in each scan line are commonly coupled to a scan node, and the reverse ends of the plurality of light-emitting elements in each data line are commonly coupled to a data node; the plurality of scanning Line switch circuits are respectively coupled to a plurality of the scan nodes, and the plurality of scan line switch circuits, in a frame, in accordance with the arrangement order of the plurality of scan lines, alternately and non-overlapping the corresponding scan nodes. connected to a scan-on voltage; and a driving circuit, comprising: a plurality of data line buffer circuits, respectively coupled to a plurality of the data nodes, the data line buffer circuits are used for providing or not providing a data operation signal according to a data operation signal a preset dimming bit is allowed to correspond to the data node; and a pre-discharge control circuit, respectively coupled to the plurality of scan nodes, is used for setting a pre-discharge bit during a predetermined pre-discharge period according to a pre-discharge signal permitting to be provided to the preset at least one of the scan nodes; wherein the data line buffer circuit switches from providing the data node corresponding to the default dimming level permission to not providing the data node corresponding to the default dimming level permission, The data line buffer circuit corresponding to the light-emitting element to be lit in the scan line of the next order changes from not providing the data node corresponding to the default dimming level to the corresponding data node to provide the default dimming level. There is a deadtime between the data nodes; wherein the predetermined pre-discharge period is related to the deadtime.
就另一個觀點言,本發明也提供了一種可減少鬼影之發光元件陣列電路,包括:一發光元件陣列,包括複數發光元件,排列為複數掃描線(scanline)與複數資料線(dataline),其中,在每一掃描線中的複數該發光元件之順向端,共同耦接至一掃描節點,且在每一資料線中的複數該發光元件之逆向端共同耦接至一資料節點;複數掃描線開關電路,分別與複數該掃描節點對應耦接,複數該掃描線開關電路,於一畫格(frame)中,依照複數該掃描線排列順序,輪流且不重疊地將對應之該掃描節點電連接至一掃描導通電壓;以及一驅動電路,包括:複數資料線緩衝電路,分別與複數該資料節點 對應耦接,該資料線緩衝電路,用以根據一資料操作訊號,而提供或不提供一預設調光位準予對應之該資料節點;以及一預充電控制放大電路,分別與複數該資料節點耦接,用以根據一預充電訊號,而於一預設預充電時段,將一預充電位準提供予預設之至少一該資料節點;其中該資料線緩衝電路自提供該預設調光位準予對應之該資料節點,轉為不提供該預設調光位準予對應之該資料節點,至下一個順位之掃描線中所要點亮的該發光元件所對應之該資料線緩衝電路自不提供該預設調光位準予對應之該資料節點,轉為提供該預設調光位準予對應之該資料節點之間,具有一空檔時間(deadtime);其中該預設預充電時段相關於該空檔時間。 From another point of view, the present invention also provides a light-emitting element array circuit that can reduce ghosting, including: a light-emitting element array, including a plurality of light-emitting elements, arranged as a plurality of scan lines and a plurality of data lines, Wherein, the forward ends of the plurality of light-emitting elements in each scan line are commonly coupled to a scan node, and the reverse ends of the plurality of light-emitting elements in each data line are commonly coupled to a data node; Scan line switch circuits are respectively coupled to a plurality of the scan nodes, and the plurality of scan line switch circuits correspond to the scan nodes in turn and without overlapping in a frame according to the arrangement order of the plurality of scan lines electrically connected to a scan-on voltage; and a driving circuit including: a plurality of data line buffer circuits, respectively connected to a plurality of the data nodes Correspondingly coupled, the data line buffer circuit is used for providing or not providing a preset dimming level grant to the corresponding data node according to a data operation signal; and a precharge control amplifier circuit, respectively associated with the plurality of data nodes is coupled to provide a pre-charge level to at least one of the predetermined data nodes in a predetermined pre-charge period according to a pre-charge signal; wherein the data line buffer circuit self-provides the predetermined dimming The data node corresponding to the bit grant is turned to not provide the data node corresponding to the default dimming bit grant, and the data line buffer circuit corresponding to the light-emitting element to be lit in the scan line in the next sequence is automatically disabled. There is a deadtime between the data node corresponding to the provision of the preset dimming level grant and the data node corresponding to the provision of the preset dimming level grant; wherein the preset precharge period is related to the gap time.
就另一個觀點言,本發明也提供了一種可減少鬼影之發光元件陣列電路之驅動電路,用以控制一發光元件陣列,其中該發光元件陣列包括複數發光元件,排列為複數掃描線(scan line)與複數資料線(data line),其中,在每一掃描線中的複數該發光元件之順向端,共同耦接至一掃描節點,且在每一資料線中的複數該發光元件之逆向端共同耦接至一資料節點;其中,複數該掃描節點與複數掃描線開關電路對應耦接,複數該掃描線開關電路,於一畫格(frame)中,依照複數該掃描線排列順序,輪流且不重疊地將對應之該掃描節點電連接至一掃描導通電壓;該可減少鬼影之發光元件陣列電路之驅動電路包括:複數資料線緩衝電路,分別與複數該資料節點對應耦接,該資料線緩衝電路,用以根據一資料操作訊號,而提供或不提供一預設調光位準予對應之該資料節點;以及一預放電控制電路,分別與該複數掃描節點耦接,用以根據一預放電訊號,而於一預設預放電時段,將一預放電位準提供予預設之至少一該掃描節點;其中該資料線緩衝電路自提供該預設調光位準予對應之該資料節點,轉為不提供該預設調光位準予對應之該資料節點,至下一個順位之掃描線中所要點亮的該發光元件所對應之該資料線緩衝電路自不提 供該預設調光位準予對應之該資料節點,轉為提供該預設調光位準予對應之該資料節點之間,具有一空檔時間(dead time);其中該預設預放電時段相關於該空檔時間。 From another point of view, the present invention also provides a driving circuit for a light-emitting element array circuit capable of reducing ghosting, for controlling a light-emitting element array, wherein the light-emitting element array includes a plurality of light-emitting elements arranged as a plurality of scan lines. line) and a plurality of data lines, wherein the forward ends of the plurality of light-emitting elements in each scan line are commonly coupled to a scan node, and the plurality of light-emitting elements in each data line are between the light-emitting elements The reverse ends are commonly coupled to a data node; wherein the plurality of scan nodes are correspondingly coupled to a plurality of scan line switch circuits, and the plurality of scan line switch circuits are arranged in a frame (frame) according to the sequence of the plurality of scan lines, The corresponding scan nodes are electrically connected to a scan-on voltage in turn and without overlapping; the driving circuit of the light-emitting element array circuit capable of reducing ghosting includes: a plurality of data line buffer circuits, respectively coupled to the plurality of data nodes correspondingly, The data line buffer circuit is used for providing or not providing a preset dimming level grant to the corresponding data node according to a data operation signal; and a pre-discharge control circuit, respectively coupled to the plurality of scan nodes, used for According to a pre-discharge signal, during a predetermined pre-discharge period, a pre-discharge level is provided to the predetermined at least one scan node; wherein the data line buffer circuit provides the predetermined dimming level corresponding to the The data node is changed to not provide the data node corresponding to the preset dimming bit grant, and the data line buffer circuit corresponding to the light-emitting element to be lit in the scan line of the next sequence is not mentioned. There is a dead time between the data node corresponding to the preset dimming level grant and the data node corresponding to the preset dimming level grant; wherein the preset pre-discharge period is related to at this gap time.
就另一個觀點言,本發明也提供了一種可減少鬼影之發光元件陣列電路之驅動電路,用以控制一發光元件陣列,其中該發光元件陣列包括複數發光元件,排列為複數掃描線(scan line)與複數資料線(data line),其中,在每一掃描線中的複數該發光元件之順向端,共同耦接至一掃描節點,且在每一資料線中的複數該發光元件之逆向端共同耦接至一資料節點;其中,複數該掃描節點與複數掃描線開關電路對應耦接,複數該掃描線開關電路,於一畫格(frame)中,依照複數該掃描線排列順序,輪流且不重疊地將對應之該掃描節點電連接至一掃描導通電壓;該可減少鬼影之發光元件陣列電路之驅動電路包括:複數資料線緩衝電路,分別與複數該資料節點對應耦接,該資料線緩衝電路,用以根據一資料操作訊號,而提供或不提供一預設調光位準予對應之該資料節點;以及一預充電控制放大電路,分別與複數該資料節點耦接,用以根據一預充電訊號,而於一預設預充電時段,將一預充電位準提供予預設之至少一該資料節點;其中該資料線緩衝電路自提供該預設調光位準予對應之該資料節點,轉為不提供該預設調光位準予對應之該資料節點,至下一個順位之掃描線中所要點亮的該發光元件所對應之該資料線緩衝電路自不提供該預設調光位準予對應之該資料節點,轉為提供該預設調光位準予對應之該資料節點之間,具有一空檔時間(dead time);其中該預設預充電時段相關於該空檔時間。 From another point of view, the present invention also provides a driving circuit for a light-emitting element array circuit capable of reducing ghosting, for controlling a light-emitting element array, wherein the light-emitting element array includes a plurality of light-emitting elements arranged as a plurality of scan lines. line) and a plurality of data lines, wherein the forward ends of the plurality of light-emitting elements in each scan line are commonly coupled to a scan node, and the plurality of light-emitting elements in each data line are between the light-emitting elements The reverse ends are commonly coupled to a data node; wherein the plurality of scan nodes are correspondingly coupled to a plurality of scan line switch circuits, and the plurality of scan line switch circuits are arranged in a frame (frame) according to the sequence of the plurality of scan lines, The corresponding scan nodes are electrically connected to a scan-on voltage in turn and without overlapping; the driving circuit of the light-emitting element array circuit capable of reducing ghosting includes: a plurality of data line buffer circuits, respectively coupled to the plurality of data nodes correspondingly, The data line buffer circuit is used for providing or not providing a preset dimming level grant to the corresponding data node according to a data operation signal; and a precharge control amplifying circuit, respectively coupled to a plurality of the data nodes for according to a precharge signal, during a preset precharge period, a precharge level is provided to the preset at least one of the data nodes; wherein the data line buffer circuit provides the preset dimming level corresponding to the The data node is changed to not provide the data node corresponding to the default dimming level grant, and the data line buffer circuit corresponding to the light-emitting element to be lit in the scan line of the next order will not provide the default There is a dead time between the data node corresponding to the dimming level grant and the data node corresponding to providing the preset dimming level grant; wherein the preset precharge period is related to the dead time time.
在一種較佳的實施例中,該預放電控制電路於一正常預放電模式,根據該預放電訊號,而以該畫格中之複數該空檔時間,作為複數該預設預 放電時段,而於複數該預設預放電時段,將該預放電位準提供予所有該掃描節點。 In a preferred embodiment, the pre-discharge control circuit is in a normal pre-discharge mode, and according to the pre-discharge signal, uses a plurality of the idle times in the frame as a plurality of the predetermined pre-discharge times. a discharge period, and the pre-discharge level is provided to all the scan nodes during a plurality of the predetermined pre-discharge periods.
在一種較佳的實施例中,該驅動電路更包括:一像素資料儲存電路,用以儲存一像素資料儲存訊號,該像素資料儲存訊號用以示意點亮複數該發光元件之時序安排;以及一節能預放電調整電路,與該像素資料儲存電路耦接,用以於一節能預放電模式,根據該像素資料儲存訊號,而在該畫格中,於點亮預設之該發光元件的之前的該空檔時間,作為該預設預放電時段,而於該預設預放電時段,分別控制複數預放電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該掃描線之該掃描節點,電連接至該預放電控制電路所提供之該預放電位準;其中複數該預放電開關,對應耦接於複數該掃描節點。 In a preferred embodiment, the driving circuit further includes: a pixel data storage circuit for storing a pixel data storage signal, and the pixel data storage signal is used to indicate the timing arrangement of lighting the plurality of light-emitting elements; and a An energy-saving pre-discharge adjustment circuit, coupled to the pixel data storage circuit, is used in an energy-saving pre-discharge mode to store a signal according to the pixel data, and in the frame, before lighting the preset light-emitting element The idle time is used as the preset pre-discharge period, and during the preset pre-discharge period, a plurality of pre-discharge switches are respectively controlled to switch the scan line to which the light-emitting element previously lit by the preset light-emitting element belongs. The scan node is electrically connected to the pre-discharge level provided by the pre-discharge control circuit; wherein a plurality of the pre-discharge switches are correspondingly coupled to the plurality of the scan nodes.
在一種較佳的實施例中,該預放電控制電路於一第一效能預放電模式,根據該預放電訊號,而以該畫格中每一該空檔時間,以及在該畫格中緊鄰每一該空檔時間之前的一效能時間,作為該預設預放電時段,而於該預設預放電時段,提供該預放電位準予所有該掃描節點。 In a preferred embodiment, the pre-discharge control circuit is in a first performance pre-discharge mode, according to the pre-discharge signal, for each of the idle time in the frame, and every adjacent time in the frame. A performance time before the idle time is used as the predetermined pre-discharge period, and the pre-discharge level is provided for all the scan nodes during the predetermined pre-discharge period.
在一種較佳的實施例中,該驅動電路更包括:一像素資料儲存電路,用以儲存一像素資料儲存訊號,該像素資料儲存訊號用以示意點亮複數該發光元件之時序安排;以及一節能預放電調整電路,與該像素資料儲存電路耦接,用以於一第二效能預放電模式,根據該像素資料儲存訊號,而在該畫格中,於點亮預設之該發光元件的之前的該空檔時間及緊鄰該空檔時間前之一效能時間,作為該預設預放電時段,而於該預設預放電時段,分別控制複數預放電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該掃描線之該掃描節點,電連接至該預放電控制電路所提供之該預放電位準;其中複數該預放電開關,對應耦接於複數該掃描節點。 In a preferred embodiment, the driving circuit further includes: a pixel data storage circuit for storing a pixel data storage signal, and the pixel data storage signal is used to indicate the timing arrangement of lighting the plurality of light-emitting elements; and a An energy-saving pre-discharge adjustment circuit, coupled to the pixel data storage circuit, is used in a second performance pre-discharge mode to store a signal according to the pixel data, and in the frame, to turn on the preset light-emitting element in the frame. The previous neutral time and the performance time immediately before the neutral time are used as the preset pre-discharge period, and in the preset pre-discharge period, a plurality of pre-discharge switches are respectively controlled to set the preset light-emitting element The scan node of the scan line to which the light-emitting element previously lighted belongs is electrically connected to the pre-discharge level provided by the pre-discharge control circuit; wherein a plurality of the pre-discharge switches are correspondingly coupled to a plurality of the scan nodes .
在一種較佳的實施例中,該驅動電路更包括一預充電控制放大電路,分別與該複數資料節點耦接,用以根據一預充電訊號,而於一預設預充電時段,將一預充電位準提供予預設之至少一該資料節點;其中該預設預充電時段相關於該空檔時間。 In a preferred embodiment, the driving circuit further includes a pre-charge control amplifier circuit, which is respectively coupled to the plurality of data nodes, and is used for converting a pre-charge signal to a pre-charge period during a predetermined pre-charge period according to a pre-charge signal. A charging level is provided to a predetermined at least one of the data nodes; wherein the predetermined pre-charging period is related to the idle time.
在一種較佳的實施例中,該預充電控制放大電路於一正常預充電模式,根據該預充電訊號,而以該畫格中之複數該空檔時間,作為複數該預設預充電時段,而於複數該預設預充電時段,將該預充電位準提供予所有該資料節點。 In a preferred embodiment, the pre-charge control amplifier circuit is in a normal pre-charge mode, and according to the pre-charge signal, a plurality of the idle times in the frame are used as a plurality of the preset pre-charge periods, The precharge level is provided to all the data nodes during a plurality of the predetermined precharge periods.
在一種較佳的實施例中,該驅動電路更包括:一像素資料儲存電路,用以儲存一像素資料儲存訊號,該像素資料儲存訊號用以示意點亮複數該發光元件之時序安排;以及一節能預充電調整電路,與該像素資料儲存電路耦接,用以於一節能預充電模式,根據該像素資料儲存訊號,而在該畫格中,於點亮預設之該發光元件的之前的該空檔時間,作為該預設預充電時段,而於該預設預充電時段,分別控制複數預充電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該資料線之該資料節點,電連接至該預充電控制放大電路所提供之該預充電位準;其中複數該預充電開關,對應耦接於複數該資料節點。 In a preferred embodiment, the driving circuit further includes: a pixel data storage circuit for storing a pixel data storage signal, and the pixel data storage signal is used to indicate the timing arrangement of lighting the plurality of light-emitting elements; and a An energy-saving precharge adjustment circuit, coupled to the pixel data storage circuit, is used in an energy-saving precharge mode to store a signal according to the pixel data, and in the frame, before lighting the preset light-emitting element The idle time is used as the preset precharge period, and during the preset precharge period, a plurality of precharge switches are respectively controlled to switch the data line to which the light-emitting element previously lit by the preset light-emitting element belongs. The data node is electrically connected to the pre-charge level provided by the pre-charge control amplifying circuit; wherein a plurality of the pre-charge switches are correspondingly coupled to the plurality of the data nodes.
在一種較佳的實施例中,該預充電控制放大電路於一第一效能預充電模式,根據該預充電訊號,而以該畫格中每一該空檔時間,以及在該畫格中緊鄰每一該空檔時間之前的一效能時間,作為該預設預充電時段,而於該預設預充電時段,提供該預充電位準予所有該資料節點。 In a preferred embodiment, the pre-charge control amplifier circuit is in a first performance pre-charge mode, according to the pre-charge signal, for each of the idle time in the frame, and in the adjacent frame in the frame A performance time before each of the idle time is used as the predetermined precharge period, and the precharge bit is provided for all the data nodes during the predetermined precharge period.
在一種較佳的實施例中,該驅動電路更包括:一像素資料儲存電路,用以儲存一像素資料儲存訊號,該像素資料儲存訊號用以示意點亮複數該發光元件之時序安排;以及一節能預充電調整電路,與該像素資料儲存電路耦 接,用以於一第二效能預充電模式,根據該像素資料儲存訊號,而在該畫格中,於點亮預設之該發光元件的之前的該空檔時間及緊鄰該空檔時間前之一效能時間,作為該預設預充電時段,而於該預設預充電時段,分別控制複數預充電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該資料線之該資料節點,電連接至該預充電控制放大電路所提供之該預充電位準;其中複數該預充電開關,對應耦接於複數該資料節點。 In a preferred embodiment, the driving circuit further includes: a pixel data storage circuit for storing a pixel data storage signal, and the pixel data storage signal is used to indicate the timing arrangement of lighting the plurality of light-emitting elements; and a An energy-saving precharge adjustment circuit, coupled to the pixel data storage circuit Then, in a second performance pre-charging mode, the signal is stored according to the pixel data, and in the frame, the blank time before and immediately before the blank time before lighting the preset light-emitting element A performance time is used as the preset pre-charge period, and in the preset pre-charge period, a plurality of pre-charge switches are respectively controlled to switch the data line to which the light-emitting element previously lit by the preset light-emitting element belongs to The data node is electrically connected to the pre-charge level provided by the pre-charge control amplifying circuit; wherein a plurality of the pre-charge switches are correspondingly coupled to the plurality of the data nodes.
在一種較佳的實施例中,該驅動電路更包括一預放電電荷共享控制電路,用以於一預放電電荷共享模式,在該畫格中,於點亮預設之該發光元件的之前的該空檔時間中的一前段時間,分別控制複數預放電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該掃描線之該掃描節點,與預設之該發光元件所屬之該掃描線之該掃描節點,彼此電連接,以達成兩該掃描節點之電荷共享;其中複數該預放電開關,對應耦接於複數該掃描節點;其中預設之該發光元件之前所點亮的該發光元件所屬之該掃描線之該掃描節點,由該驅動電路之一像素資料儲存電路提供。 In a preferred embodiment, the driving circuit further includes a pre-discharge charge sharing control circuit for in a pre-discharge charge sharing mode, in the frame, before lighting the preset light-emitting element During a preceding period of the idle time, a plurality of pre-discharge switches are respectively controlled to separate the scan node of the scan line to which the light-emitting element previously lit by the predetermined light-emitting element belongs to the predetermined light-emitting element. The scan nodes of the scan line are electrically connected to each other to achieve charge sharing between the two scan nodes; wherein a plurality of the pre-discharge switches are correspondingly coupled to a plurality of the scan nodes; wherein the predetermined light-emitting element previously clicked The scanning node of the scanning line to which the bright light-emitting element belongs is provided by a pixel data storage circuit of the driving circuit.
在一種較佳的實施例中,該驅動電路更包括一預充電電荷共享控制電路,用以於一預充電電荷共享模式,在該畫格中,於點亮預設之該發光元件的之前的該空檔時間中的一前段時間,分別控制複數預充電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該資料線之該資料節點,與預設之該發光元件所屬之該資料線之該資料節點,彼此電連接,以達成兩該資料節點之電荷共享;其中複數該預充電開關,對應耦接於複數該資料節點;其中預設之該發光元件之前所點亮的該發光元件所屬之該資料線之該資料節點,由該驅動電路之一像素資料儲存電路提供。 In a preferred embodiment, the driving circuit further includes a pre-charge charge sharing control circuit for in a pre-charge charge sharing mode, in the frame, before lighting the preset light-emitting element During a previous period of the idle time, a plurality of precharge switches are respectively controlled, so as to connect the data node of the data line to which the light-emitting element previously lit by the preset light-emitting element belongs to the preset light-emitting element The data nodes of the data line to which they belong are electrically connected to each other so as to achieve charge sharing between the two data nodes; wherein a plurality of the precharge switches are correspondingly coupled to a plurality of the data nodes; wherein the preset light-emitting element previously clicked The data node of the data line to which the bright light-emitting element belongs is provided by a pixel data storage circuit of the driving circuit.
就另一個觀點言,本發明也提供了一種可減少鬼影之發光元件陣列電路之控制方法,用以控制一發光元件陣列,其中該發光元件陣列包括 複數發光元件,排列為複數掃描線(scan line)與複數資料線(data line),其中,在每一掃描線中的複數該發光元件之順向端,共同耦接至一掃描節點,且在每一資料線中的複數該發光元件之逆向端共同耦接至一資料節點;該可減少鬼影之發光元件陣列電路之控制方法包括:於一畫格(frame)中,依照複數該掃描線排列順序,輪流且不重疊地將複數該掃描節點電連接至一掃描導通電壓;於該掃描節點電連接至該掃描導通電壓時,根據一資料操作訊號,而提供一預設調光位準予預設之該資料節點,以決定點亮該資料節點所對應之該發光元件及其亮度;以及根據一預放電訊號,而於一預設預放電時段,將一預放電位準提供予預設之至少一該掃描節點;其中自提供該預設調光位準予對應之該資料節點,轉為不提供該預設調光位準予對應之該資料節點,至下一個順位之掃描線中所要點亮的該發光元件所對應之該資料節點,自不提供該預設調光位準予對應之該資料節點,轉為提供該預設調光位準予對應之該資料節點之間,具有一空檔時間(dead time);其中該預設預放電時段相關於該空檔時間。 From another point of view, the present invention also provides a control method of a light-emitting element array circuit capable of reducing ghosting, for controlling a light-emitting element array, wherein the light-emitting element array comprises: A plurality of light-emitting elements are arranged as a plurality of scan lines and a plurality of data lines, wherein the forward ends of the plurality of light-emitting elements in each scan line are jointly coupled to a scan node, and are The reverse ends of the plurality of light-emitting elements in each data line are commonly coupled to a data node; the control method of the light-emitting element array circuit capable of reducing ghosting includes: in a frame (frame), according to the plurality of scanning lines The arrangement sequence is to electrically connect a plurality of the scan nodes to a scan-on voltage in turn and without overlapping; when the scan nodes are electrically connected to the scan-on voltage, a preset dimming level is provided according to a data operation signal. The data node is set to determine the light-emitting element corresponding to the data node and its brightness; and according to a pre-discharge signal, a pre-discharge level is provided to a predetermined pre-discharge period during a predetermined pre-discharge period at least one of the scan nodes; wherein from the data node corresponding to the preset dimming level grant is provided, to the data node corresponding to not providing the preset dimming level grant, to the scan line in the next sequence to be lit There is a gap time between the data node corresponding to the light-emitting element that does not provide the default dimming level grant to the data node corresponding to the default dimming level grant to the data node corresponding to the default dimming level grant (dead time); wherein the preset pre-discharge period is related to the idle time.
在一種較佳的實施例中,其中該根據一預放電訊號,而於一預設預放電時段,將一預放電位準提供予預設之至少一該掃描節點之步驟,包括:於一正常預放電模式,根據該預放電訊號,而以該畫格中之複數該空檔時間,作為複數該預設預放電時段,而於複數該預設預放電時段,將該預放電位準提供予所有該掃描節點。 In a preferred embodiment, the step of providing a pre-discharge level to at least one of the predetermined scan nodes during a predetermined pre-discharge period according to a pre-discharge signal includes: in a normal In the pre-discharge mode, according to the pre-discharge signal, a plurality of the idle times in the frame are used as the plurality of the predetermined pre-discharge periods, and the pre-discharge level is provided to the plurality of the predetermined pre-discharge periods. all the scanned nodes.
在一種較佳的實施例中,其中該根據一預放電訊號,而於一預設預放電時段,將一預放電位準提供予預設之至少一該掃描節點之步驟,包括:於一節能預放電模式,根據一像素資料儲存訊號,而在該畫格中,於點亮預設之該發光元件的之前的該空檔時間,作為該預設預放電時段;且於該預設預放 電時段,分別控制複數預放電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該掃描線之該掃描節點,電連接至該預放電位準;其中該像素資料儲存訊號用以示意點亮複數該發光元件之時序安排;其中複數該預放電開關,對應耦接於複數該掃描節點。 In a preferred embodiment, the step of providing a pre-discharge level to at least one of the predetermined scan nodes during a predetermined pre-discharge period according to a pre-discharge signal includes: during a power saving In the pre-discharge mode, a signal is stored according to a pixel data, and in the frame, the idle time before lighting the preset light-emitting element is used as the preset pre-discharge period; and in the preset pre-discharge period During the electrical period, a plurality of pre-discharge switches are respectively controlled to electrically connect the scan node of the scan line to which the light-emitting element previously lit by the preset light-emitting element belongs to the pre-discharge level; wherein the pixel data is stored The signal is used to indicate the timing arrangement of lighting the plurality of light-emitting elements; wherein the plurality of pre-discharge switches are correspondingly coupled to the plurality of scan nodes.
在一種較佳的實施例中,其中該根據一預放電訊號,而於一預設預放電時段,將一預放電位準提供予預設之至少一該掃描節點之步驟,包括:於一第一效能預放電模式,根據該預放電訊號,而以該畫格中每一該空檔時間,以及在該畫格中緊鄰每一該空檔時間之前的一效能時間,作為該預設預放電時段,而於該預設預放電時段,提供該預放電位準予所有該掃描節點。 In a preferred embodiment, the step of providing a pre-discharge level to at least one of the predetermined scan nodes during a predetermined pre-discharge period according to a pre-discharge signal includes: in a first A performance pre-discharge mode, according to the pre-discharge signal, each of the idle time in the frame and a performance time immediately before each of the idle time in the frame are used as the default pre-discharge period, and in the preset pre-discharge period, the pre-discharge bit is provided for all the scan nodes.
在一種較佳的實施例中,其中該根據一預放電訊號,而於一預設預放電時段,將一預放電位準提供予預設之至少一該掃描節點之步驟,包括:於一第二效能預放電模式,根據一像素資料儲存訊號,而在該畫格中,於點亮預設之該發光元件的之前的該空檔時間及緊鄰該空檔時間前之一效能時間,作為該預設預放電時段;且於該預設預放電時段,分別控制複數預放電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該掃描線之該掃描節點,電連接至該預放電位準;其中該像素資料儲存訊號用以示意點亮複數該發光元件之時序安排;其中複數該預放電開關,對應耦接於複數該掃描節點。 In a preferred embodiment, the step of providing a pre-discharge level to at least one of the predetermined scan nodes during a predetermined pre-discharge period according to a pre-discharge signal includes: in a first In two performance pre-discharge modes, a signal is stored according to a pixel data, and in the frame, the idle time before lighting the preset light-emitting element and the performance time immediately before the idle time are used as the a preset pre-discharge period; and during the preset pre-discharge period, a plurality of pre-discharge switches are respectively controlled to electrically connect the scan node of the scan line to which the light-emitting element previously lit by the preset light-emitting element belongs to to the pre-discharge level; wherein the pixel data storage signal is used to indicate the timing arrangement of lighting a plurality of the light-emitting elements; wherein a plurality of the pre-discharge switches are correspondingly coupled to a plurality of the scan nodes.
在一種較佳的實施例中,可減少鬼影之發光元件陣列電路之控制方法,更包括:根據一預充電訊號,而於一預設預充電時段,將一預充電位準提供予預設之至少一該資料節點;其中該預設預充電時段相關於該空檔時間。 In a preferred embodiment, the control method of the light-emitting device array circuit capable of reducing ghost images further includes: providing a pre-charge level to a predetermined pre-charge period during a predetermined pre-charge period according to a pre-charge signal at least one of the data nodes; wherein the predetermined precharge period is related to the idle time.
在一種較佳的實施例中,其中該根據一預充電訊號,而於一預設預充電時段,將一預充電位準提供予預設之至少一該資料節點之步驟,包括: 於一正常預充電模式,根據該預充電訊號,而以該畫格中之複數該空檔時間,作為複數該預設預充電時段,而於複數該預設預充電時段,將該預充電位準提供予所有該資料節點。 In a preferred embodiment, the step of providing a pre-charge level to a predetermined at least one of the data nodes during a predetermined pre-charge period according to a pre-charge signal includes: In a normal precharge mode, according to the precharge signal, the plurality of idle times in the frame are used as the plurality of preset precharge periods, and in the plurality of preset precharge periods, the precharge position is permitted to be provided to all such data nodes.
在一種較佳的實施例中,其中該根據一預充電訊號,而於一預設預充電時段,將一預充電位準提供予預設之至少一該資料節點之步驟,包括:於一節能預充電模式,根據一像素資料儲存訊號,而在該畫格中,於點亮預設之該發光元件的之前的該空檔時間,作為該預設預充電時段;且於該預設預充電時段,分別控制複數預充電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該資料線之該資料節點,電連接至該預充電位準;其中該像素資料儲存訊號用以示意點亮複數該發光元件之時序安排;其中複數該預充電開關,對應耦接於複數該資料節點。 In a preferred embodiment, the step of providing a pre-charge level to a predetermined at least one of the data nodes during a predetermined pre-charge period according to a pre-charge signal includes: during a power saving In the precharge mode, a signal is stored according to a pixel data, and in the frame, the idle time before lighting the preset light-emitting element is used as the preset precharge period; and in the preset precharge During the period, a plurality of precharge switches are respectively controlled to electrically connect the data node of the data line to which the light-emitting element previously lit by the preset light-emitting element belongs to the precharge level; wherein the pixel data stores a signal It is used to indicate the timing arrangement of lighting the plurality of light-emitting elements; wherein the plurality of precharge switches are correspondingly coupled to the plurality of data nodes.
在一種較佳的實施例中,其中該根據一預充電訊號,而於一預設預充電時段,將一預充電位準提供予預設之至少一該資料節點之步驟,包括:於一第一效能預充電模式,根據該預充電訊號,而以該畫格中每一該空檔時間,以及在該畫格中緊鄰每一該空檔時間之前的一效能時間,作為該預設預充電時段,而於該預設預充電時段,提供該預充電位準予所有該資料節點。 In a preferred embodiment, the step of providing a pre-charge level to a predetermined at least one of the data nodes during a predetermined pre-charge period according to a pre-charge signal includes: in a first A performance precharge mode, according to the precharge signal, each of the idle time in the frame and a performance time immediately before each of the idle times in the frame are used as the default precharge period, and during the predetermined precharge period, the precharge bit is provided for all the data nodes.
在一種較佳的實施例中,其中該根據一預充電訊號,而於一預設預充電時段,將一預充電位準提供予預設之至少一該資料節點之步驟,包括:於一第二效能預充電模式,根據一像素資料儲存訊號,而在該畫格中,於點亮預設之該發光元件的之前的該空檔時間及緊鄰該空檔時間前之一效能時間,作為該預設預充電時段;且於該預設預充電時段,分別控制複數預充電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該資料線之該資料節點, 電連接至該預充電位準;其中該像素資料儲存訊號用以示意點亮複數該發光元件之時序安排;其中複數該預充電開關,對應耦接於複數該資料節點。 In a preferred embodiment, the step of providing a pre-charge level to a predetermined at least one of the data nodes during a predetermined pre-charge period according to a pre-charge signal includes: in a first Two performance precharge modes, store signals according to a pixel data, and in the frame, the idle time before lighting the preset light-emitting element and the performance time immediately before the idle time are used as the a preset precharge period; and during the preset precharge period, a plurality of precharge switches are respectively controlled to switch the data node of the data line to which the light-emitting element previously lit by the preset light-emitting element belongs to, is electrically connected to the precharge level; wherein the pixel data storage signal is used to indicate the timing arrangement of lighting the plurality of light-emitting elements; wherein the plurality of precharge switches are correspondingly coupled to the plurality of data nodes.
在一種較佳的實施例中,可減少鬼影之發光元件陣列電路之控制方法,更包括:於一預放電電荷共享模式,在該畫格中,於點亮預設之該發光元件的之前的該空檔時間中的一前段時間,分別控制複數預放電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該掃描線之該掃描節點,與預設之該發光元件所屬之該掃描線之該掃描節點,彼此電連接,以達成兩該掃描節點之電荷共享;其中複數該預放電開關,對應耦接於複數該掃描節點;其中預設之該發光元件之前所點亮的該發光元件所屬之該掃描線之該掃描節點,由一像素資料儲存訊號提供。 In a preferred embodiment, the control method of the light-emitting element array circuit capable of reducing ghosting further comprises: in a pre-discharge charge sharing mode, in the frame, before lighting the preset light-emitting element During a preceding period of the idle time, a plurality of pre-discharge switches are respectively controlled, so as to connect the scan node of the scan line to which the light-emitting element previously lit by the predetermined light-emitting element belongs to the predetermined light-emitting element The scan nodes of the scan line to which the element belongs are electrically connected to each other to achieve charge sharing between the two scan nodes; wherein a plurality of the pre-discharge switches are correspondingly coupled to a plurality of the scan nodes; wherein the preset light-emitting element previously The scanning node of the scanning line to which the lighted light-emitting element belongs is provided by a pixel data storage signal.
在一種較佳的實施例中,可減少鬼影之發光元件陣列電路之控制方法,更包括:於一預充電電荷共享模式,在該畫格中,於點亮預設之該發光元件的之前的該空檔時間中的一前段時間,分別控制複數預充電開關,以將預設之該發光元件之前所點亮的該發光元件所屬之該資料線之該資料節點,與預設之該發光元件所屬之該資料線之該資料節點,彼此電連接,以達成兩該資料節點之電荷共享;其中複數該預充電開關,對應耦接於複數該資料節點;其中預設之該發光元件之前所點亮的該發光元件所屬之該資料線之該資料節點,由一像素資料儲存訊號提供。 In a preferred embodiment, the control method of the light-emitting element array circuit capable of reducing ghosting further comprises: in a pre-charge charge sharing mode, in the frame, before lighting the preset light-emitting element During a previous period of the idle time, a plurality of pre-charge switches are respectively controlled, so as to connect the data node of the data line to which the light-emitting element previously lit by the preset light-emitting element belongs to the preset light-emitting element The data nodes of the data line to which the element belongs are electrically connected to each other to achieve charge sharing between the two data nodes; wherein a plurality of the precharge switches are correspondingly coupled to a plurality of the data nodes; wherein the preset light-emitting element previously The data node of the data line to which the lighted light-emitting element belongs is provided by a pixel data storage signal.
就另一個觀點言,本發明也提供了一種可減少鬼影之發光元件陣列電路之控制方法,用以控制一發光元件陣列,其中該發光元件陣列包括複數發光元件,排列為複數掃描線(scan line)與複數資料線(data line),其中,在每一掃描線中的複數該發光元件之順向端,共同耦接至一掃描節點,且在 每一資料線中的複數該發光元件之逆向端共同耦接至一資料節點;該可減少鬼影之發光元件陣列電路之控制方法包括:於一畫格(frame)中,依照複數該掃描線排列順序,輪流且不重疊地將複數該掃描節點電連接至一掃描導通電壓;於該掃描節點電連接至該掃描導通電壓時,根據一資料操作訊號,而提供一預設調光位準予預設之該資料節點,以決定點亮該資料節點所對應之該發光元件及其亮度;以及根據一預充電訊號,而於一預設預充電時段,將一預充電位準提供予預設之至少一該資料節點;其中自提供該預設調光位準予對應之該資料節點,轉為不提供該預設調光位準予對應之該資料節點,至下一個順位之掃描線中所要點亮的該發光元件所對應之該資料節點,自不提供該預設調光位準予對應之該資料節點,轉為提供該預設調光位準予對應之該資料節點之間,具有一空檔時間(dead time);其中該預設預充電時段相關於該空檔時間。 From another point of view, the present invention also provides a control method of a light-emitting element array circuit capable of reducing ghosting, for controlling a light-emitting element array, wherein the light-emitting element array includes a plurality of light-emitting elements arranged as a plurality of scan lines. line) and a plurality of data lines, wherein the forward ends of the plurality of light-emitting elements in each scan line are commonly coupled to a scan node, and are The reverse ends of the plurality of light-emitting elements in each data line are commonly coupled to a data node; the control method of the light-emitting element array circuit capable of reducing ghosting includes: in a frame (frame), according to the plurality of scanning lines The arrangement sequence is to electrically connect a plurality of the scan nodes to a scan-on voltage in turn and without overlapping; when the scan nodes are electrically connected to the scan-on voltage, a preset dimming level is provided according to a data operation signal. The data node is set to determine the lighting of the light-emitting element corresponding to the data node and its brightness; and according to a precharge signal, a precharge level is provided to a predetermined precharge period during a predetermined precharge period at least one of the data nodes; wherein from the data node corresponding to the default dimming level grant is provided, to the data node corresponding to not providing the default dimming level grant, to the scan line in the next sequence to be lit There is a gap time between the data node corresponding to the light-emitting element that does not provide the default dimming level grant to the data node corresponding to the default dimming level grant to the data node corresponding to the default dimming level grant (dead time); wherein the preset precharge period is related to the neutral time.
本發明之優點係為本發明可藉由預充電操作消除下鬼影,且藉由預放電操作消除上鬼影,且本發明之預充電及預放電操作分別包括節能模式、第一效能模式、第二效能模式,可達到節能省電卻同時保有消除上鬼影或下鬼影之功效。 The advantage of the present invention is that the present invention can eliminate the lower ghost through the pre-charge operation, and eliminate the upper ghost through the pre-discharge operation, and the pre-charge and pre-discharge operations of the present invention include energy saving mode, first performance mode, The second performance mode can achieve energy saving and power saving while maintaining the effect of eliminating upper or lower ghosting.
底下藉由具體實施例詳加說明,當更容易瞭解本發明之目的、技術內容、特點及其所達成之功效。 The following describes in detail with specific embodiments, when it is easier to understand the purpose, technical content, characteristics and effects of the present invention.
100:發光二極體(LED)陣列電路 100: Light Emitting Diode (LED) Array Circuit
110:LED陣列 110: LED array
120,220:掃描線開關電路 120,220: Scan line switch circuit
130,230:資料線緩衝電路 130,230: Data line buffer circuit
200:發光元件陣列電路 200: Light-emitting element array circuit
201:驅動電路 201: Drive circuit
210:發光元件陣列 210: Light-emitting element array
211:發光元件 211: Light-emitting element
240,240’,240”:預放電控制電路 240, 240’, 240”: Pre-discharge control circuit
250,250’,250”:預充電控制放大電路 250, 250', 250": pre-charge control amplifier circuit
2411,2511:誤差放大器 2411, 2511: Error Amplifier
2412:節能預放電調整電路 2412: Energy-saving pre-discharge adjustment circuit
2413,2513:像素資料儲存電路 2413, 2513: Pixel data storage circuit
2414:預放電電荷共享控制電路 2414: Pre-discharge charge share control circuit
2512:節能預充電調整電路 2512: Energy saving precharge adjustment circuit
2514:預充電電荷共享控制電路 2514: Precharge Charge Share Control Circuit
300,400:可減少鬼影之發光元件陣列電路之控制方法 300,400: Control method of light-emitting element array circuit capable of reducing ghosting
301~304,3031~3036,401~404,4031~4036:步驟 301~304, 3031~3036, 401~404, 4031~4036: Steps
Ch1,Ch2,Ch3,Ch4:資料線 Ch1, Ch2, Ch3, Ch4: data lines
Cr,Cc:寄生電容 Cr, Cc: parasitic capacitance
Csw1:開關Sw1控制訊號 Csw1: switch Sw1 control signal
Csw2:開關Sw2控制訊號 Csw2: switch Sw2 control signal
Csw3:開關Sw3控制訊號 Csw3: switch Sw3 control signal
Csw4:開關Sw4控制訊號 Csw4: switch Sw4 control signal
Cw1:開關Swa控制訊號 Cw1: switch Swa control signal
Cw2:開關Swb控制訊號 Cw2: switch Swb control signal
Cw3:開關Swc控制訊號 Cw3: switch Swc control signal
Cw4:開關Swd控制訊號 Cw4: switch Swd control signal
D1,D2,D3,D4:資料節點 D1, D2, D3, D4: data nodes
DIM:預設調光位準 DIM: Preset dimming level
DOS:資料操作訊號 DOS: data manipulation signal
N-1,N,N+1,N+2:掃描線 N-1,N,N+1,N+2: scan lines
OPAmp1,OPAmp1’,OPAmp2,OPAmp2’:輸出訊號 OPAmp1,OPAmp1’,OPAmp2,OPAmp2’: output signal
Pre-C:預充電訊號 Pre-C: Precharge signal
Pre-D:預放電訊號 Pre-D: Pre-discharge signal
S1,S2,S3,S4:掃描節點 S1, S2, S3, S4: scan nodes
Sw1,Sw2,Sw3,Sw4,Swa,Swb,Swc,Swd:開關 Sw1, Sw2, Sw3, Sw4, Swa, Swb, Swc, Swd: switch
Tcs:前段時間 Tcs: some time ago
Td:空檔時間 Td: idle time
Tp:效能時間 Tp: performance time
Vd1:資料節點D1電壓 Vd1: Data node D1 voltage
Vd2:資料節點D2電壓 Vd2: Data node D2 voltage
Vd3:資料節點D3電壓 Vd3: Data node D3 voltage
Vd4:資料節點D4電壓 Vd4: Data node D4 voltage
Vdd:掃描導通電壓 Vdd: scan-on voltage
VLED:預放(充)電位準 VLED: pre-discharge (charge) level
Vs1:掃描節點S1電壓 Vs1: Scan node S1 voltage
Vs2:掃描節點S2電壓 Vs2: Scan node S2 voltage
Vs3:掃描節點S3電壓 Vs3: Scan node S3 voltage
Vs4:掃描節點S4電壓 Vs4: Scan node S4 voltage
圖1A顯示一種先前技術發光二極體(light emitting diode,LED)陣列電路之示意圖。 FIG. 1A shows a schematic diagram of a prior art light emitting diode (LED) array circuit.
圖1B示意先前技術發光二極體陣列之上鬼影現象。 FIG. 1B illustrates the ghosting phenomenon on a prior art light emitting diode array.
圖1C與1D顯示先前技術發光二極體陣列之下鬼影現象。 1C and 1D show the ghost phenomenon under the prior art LED array.
圖2係根據本發明之一實施例顯示發光元件陣列電路之示意圖。 FIG. 2 is a schematic diagram showing an array circuit of a light-emitting element according to an embodiment of the present invention.
圖3係根據本發明之一實施例顯示發光元件陣列電路於正常預放電模式下之訊號波形示意圖。 FIG. 3 is a schematic diagram showing signal waveforms of a light-emitting element array circuit in a normal pre-discharge mode according to an embodiment of the present invention.
圖4係根據本發明之一實施例顯示發光元件陣列電路於第一效能預放電模式下之訊號波形示意圖。 FIG. 4 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the first performance pre-discharge mode according to an embodiment of the present invention.
圖5係根據本發明之另一實施例顯示發光元件陣列電路之示意圖。 FIG. 5 is a schematic diagram showing a light-emitting element array circuit according to another embodiment of the present invention.
圖6係根據本發明之一實施例顯示發光元件陣列電路於節能預放電模式下之訊號波形示意圖。 6 is a schematic diagram showing the signal waveforms of the light-emitting element array circuit in the energy-saving pre-discharge mode according to an embodiment of the present invention.
圖7係根據本發明之一實施例顯示發光元件陣列電路於第二效能預放電模式下之訊號波形示意圖。 7 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the second performance pre-discharge mode according to an embodiment of the present invention.
圖8係根據本發明之又一實施例顯示發光元件陣列電路之示意圖。 FIG. 8 is a schematic diagram showing an array circuit of a light-emitting element according to yet another embodiment of the present invention.
圖9係根據本發明之一實施例顯示發光元件陣列電路於正常預充電模式下之訊號波形示意圖。 FIG. 9 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the normal precharge mode according to an embodiment of the present invention.
圖10係根據本發明之一實施例顯示發光元件陣列電路於第一效能預充電模式下之訊號波形示意圖。 10 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the first performance pre-charging mode according to an embodiment of the present invention.
圖11係根據本發明之再一實施例顯示發光元件陣列電路之示意圖。 FIG. 11 is a schematic diagram showing a light-emitting element array circuit according to still another embodiment of the present invention.
圖12係根據本發明之一實施例顯示發光元件陣列電路於節能預充電模式下之訊號波形示意圖。 FIG. 12 is a schematic diagram showing the signal waveforms of the light-emitting element array circuit in the energy-saving pre-charging mode according to an embodiment of the present invention.
圖13係根據本發明之一實施例顯示發光元件陣列電路於第二效能預充電模式下之訊號波形示意圖。 13 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the second performance pre-charging mode according to an embodiment of the present invention.
圖14係根據本發明之又一實施例顯示發光元件陣列電路之示意圖。 FIG. 14 is a schematic diagram showing a light-emitting element array circuit according to still another embodiment of the present invention.
圖15係根據本發明之一實施例顯示發光元件陣列電路於預放電電荷共享模式下之訊號波形示意圖。 FIG. 15 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the pre-discharge charge sharing mode according to an embodiment of the present invention.
圖16係根據本發明之再一實施例顯示發光元件陣列電路之示意圖。 FIG. 16 is a schematic diagram showing a light-emitting element array circuit according to still another embodiment of the present invention.
圖17係根據本發明之一實施例顯示發光元件陣列電路於預充電電荷共享模式下之訊號波形示意圖。 17 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the pre-charge charge sharing mode according to an embodiment of the present invention.
圖18-圖23係根據本發明之一實施例顯示可減少鬼影之發光元件陣列電路之控制方法流程圖。 18-23 are flowcharts showing a control method of a light-emitting device array circuit capable of reducing ghosting according to an embodiment of the present invention.
圖24-圖29係根據本發明之另一實施例顯示可減少鬼影之發光元件陣列電路之控制方法流程圖。 24-29 are flowcharts showing a control method of a light-emitting device array circuit capable of reducing ghosting according to another embodiment of the present invention.
有關本發明之前述及其他技術內容、特點與功效,在以下參考圖式之較佳實施例的詳細說明中,將可清楚的呈現。本發明中的圖式均屬示意,主要意在表示各電路間之耦接關係,以及各訊號波形之間之關係,至於電路、訊號波形與頻率則並未依照比例繪製。 The foregoing and other technical contents, features and effects of the present invention will be clearly presented in the following detailed description of the preferred embodiments with reference to the drawings. The drawings in the present invention are schematic, mainly intended to represent the coupling relationship between the circuits and the relationship between the signal waveforms, and the circuits, signal waveforms and frequencies are not drawn to scale.
圖2係根據本發明之一實施例顯示發光元件陣列電路200。發光元件陣列電路200包括發光元件陣列210、複數掃描線開關電路220以及驅動電路201。發光元件陣列210包括複數發光元件211,其例如但不限於如圖所示之LED元件。排列為複數掃描線(scan line),例如但不限於如圖2所示之掃描線N-1、N、N+1、N+2,與複數資料線(data line),例如但不限於如圖2所示之資料線Ch1、
Ch2、Ch3、Ch4。根據本發明,掃描線與資料線的數量不限於如本實施例中分別為四個,也可以是其他的數量;且掃描線與資料線的數量也可以不同。
FIG. 2 shows a light emitting
其中,在每一掃描線N-1、N、N+1或N+2中的複數發光元件211之順向端,共同耦接至同一個掃描節點S1、S2、S3或S4。舉例而言,如圖2所示,掃描線N-1中的複數發光元件211之順向端,共同耦接至掃描節點S1;掃描線N中的複數發光元件211之順向端,共同耦接至掃描節點S2;掃描線N+1中的複數發光元件211之順向端,共同耦接至掃描節點S3;掃描線N+2中的複數發光元件211之順向端,共同耦接至掃描節點S4。且在每一資料線Ch1、Ch2、Ch3或Ch4中的複數發光元件211之逆向端共同耦接至同一個資料節點D1、D2、D3、D4。舉例而言,如圖2所示,資料線Ch1中的複數發光元件211之逆向端共同耦接至資料節點D1;資料線Ch2中的複數發光元件211之逆向端共同耦接至資料節點D2;資料線Ch3中的複數發光元件211之逆向端共同耦接至資料節點D3;資料線Ch4中的複數發光元件211之逆向端共同耦接至資料節點D4。
The forward ends of the plurality of
如圖2所示,複數掃描線開關電路220分別與複數掃描節點S1、S2、S3、S4對應耦接,複數掃描線開關電路220,於一畫格(frame)中,例如但不限於依照複數掃描線S1、S2、S3、S4的排列順序,輪流且不重疊地將對應之掃描節點S1、S2、S3、S4電連接至掃描導通電壓Vdd。需說明的是,複數掃描線S1、S2、S3、S4的排列順序不限於按照自上而下的排列順序,也可以自下而上,或不按照相鄰的次序,僅需於一畫格中,將發光元件陣列210中所有的掃描節點S1、S2、S3、S4輪流且不重疊地電連接至掃描導通電壓Vdd即可。
As shown in FIG. 2 , the complex scan
請繼續參閱圖2,驅動電路201包括複數資料線緩衝電路230以及預放電控制電路240。複數資料線緩衝電路230分別與複數資料節點D1、D2、D3、D4對應耦接,每一資料線緩衝電路230根據資料操作訊號DOS,而提供或不提供預設調光位準DIM予對應之資料節點D1、D2、D3或D4。
Please continue to refer to FIG. 2 , the driving
請繼續參閱圖2,預放電控制電路240分別與複數掃描節點S1、S2、S3、S4耦接,用以根據預放電訊號Pre-D,而於一預設預放電時段,將預放電位準VLED提供予預設之至少一掃描節點S1、S2、S3及/或S4。所謂將預放電位準VLED提供予預設之至少一掃描節點S1、S2、S3及/或S4,舉例而言,如圖2所示,以預放電訊號Pre-D於預設預放電時段,致能一誤差放大器2411,而將預放電位準VLED提供予預設之至少一掃描節點S1、S2、S3及/或S4。其中,如圖所示,誤差放大器2411與掃描節點S1、S2、S3、S4之間,可耦接電阻,或開關等其他電子元件,致掃描節點S1、S2、S3或S4不精確等於預放電位準VLED,而是相關於預放電位準VLED,仍屬本發明範圍,此為本領域中具有通常知識者所熟知,在此不予贅述。
Please continue to refer to FIG. 2 , the
其中,資料線緩衝電路230自提供預設調光位準DIM予對應之資料節點D1、D2、D3或D4,轉為不提供預設調光位準DIM予對應之資料節點D1、D2、D3或D4,至下一個順位之掃描線N-1、N、N+1或N+2中所要點亮的發光元件211所對應之資料線緩衝電路230自不提供預設調光位準DIM予對應之資料節點D1、D2、D3或D4,轉為提供預設調光位準DIM予對應之資料節點D1、D2、D3或D4之間,具有一空檔時間(dead time)。其中預設預放電時段相關於空檔時間,例如空檔時間即為預設預放電時段、部分空檔時間作為預設預放電時段或在緊鄰空檔時間前或後加入一時段且加上至少部分空檔時間作為預設預放電時段。
The data
在一較佳實施例中,預放電位準VLED相關於掃描導通電壓Vdd與預設壓降之差值。舉例而言,預放電位準VLED例如但不限於為掃描導通電壓Vdd減去電壓1.2伏特(V),也就是例如預設壓降為電壓1.2V;或是預放電位準VLED例如但不限於為掃描導通電壓Vdd減去電壓4.5伏特(V),也就是例如預設壓降為電壓4.5V;其他預設壓降例如但不限於為電壓1.2V到4.5V之間的電壓。 In a preferred embodiment, the pre-discharge level VLED is related to the difference between the scan-on voltage Vdd and the predetermined voltage drop. For example, the pre-discharge level VLED is, for example, but not limited to, the scan-on voltage Vdd minus a voltage of 1.2 volts (V), that is, for example, the predetermined voltage drop is a voltage of 1.2V; or the pre-discharge level VLED is, for example, but not limited to The scan-on voltage Vdd is subtracted by a voltage of 4.5 volts (V), that is, for example, the predetermined voltage drop is a voltage of 4.5V; other predetermined voltage drops are, for example, but not limited to, a voltage between 1.2V and 4.5V.
圖3係根據本發明之一實施例顯示發光元件陣列電路於正常預放電模式下之訊號波形示意圖。掃描節點S1電壓Vs1、掃描節點S2電壓Vs2、掃描節點S3電壓Vs3、掃描節點S4電壓Vs4、資料節點D1電壓Vd1、資料節點D2電壓Vd2、資料節點D3電壓Vd3、資料節點D4電壓Vd4、預放電訊號Pre-D係顯示於圖3中。如圖3所示,並參閱圖2,預放電控制電路240例如於正常預放電模式,根據預放電訊號Pre-D,而以畫格中之複數空檔時間Td,作為複數預設預放電時段,而於複數預設預放電時段,將預放電位準VLED提供予所有掃描節點S1、S2、S3及S4。
FIG. 3 is a schematic diagram showing signal waveforms of a light-emitting element array circuit in a normal pre-discharge mode according to an embodiment of the present invention. Scan node S1 voltage Vs1, scan node S2 voltage Vs2, scan node S3 voltage Vs3, scan node S4 voltage Vs4, data node D1 voltage Vd1, data node D2 voltage Vd2, data node D3 voltage Vd3, data node D4 voltage Vd4, pre-discharge The signal Pre-D is shown in FIG. 3 . As shown in FIG. 3 , and referring to FIG. 2 , the
圖4係根據本發明之一實施例顯示發光元件陣列電路於第一效能預放電模式下之訊號波形示意圖。掃描節點S1電壓Vs1、掃描節點S2電壓Vs2、掃描節點S3電壓Vs3、掃描節點S4電壓Vs4、資料節點D1電壓Vd1、資料節點D2電壓Vd2、資料節點D3電壓Vd3、資料節點D4電壓Vd4、預放電訊號Pre-D係顯示於圖4中。如圖4所示,並參閱圖2,預放電控制電路240例如於第一效能預放電模式,根據預放電訊號Pre-D,而以畫格中之每一空檔時間Td,以及在畫格中緊鄰每一空檔時間Td之前的效能時間Tp,作為預設預放電時段,而於預設預放電時段,提供預放電位準VLED予所有掃描節點S1、S2、S3及S4。
FIG. 4 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the first performance pre-discharge mode according to an embodiment of the present invention. Scan node S1 voltage Vs1, scan node S2 voltage Vs2, scan node S3 voltage Vs3, scan node S4 voltage Vs4, data node D1 voltage Vd1, data node D2 voltage Vd2, data node D3 voltage Vd3, data node D4 voltage Vd4, pre-discharge The signal Pre-D is shown in FIG. 4 . As shown in FIG. 4 , and referring to FIG. 2 , the
圖5係根據本發明之另一實施例顯示發光元件陣列電路之示意圖。本實施例與圖2的實施例的不同之處在於本實施例之誤差放大器2411與掃描節點S1、S2、S3、S4之間可耦接電阻及預放電開關Swa、Swb、Swc及Swd,且預放電控制電路240’更包括節能預放電調整電路2412及像素資料儲存電路2413。像素資料儲存電路2413用以儲存像素資料儲存訊號,像素資料儲存訊號用以示意點亮複數發光元件211之時序安排。
FIG. 5 is a schematic diagram showing a light-emitting element array circuit according to another embodiment of the present invention. The difference between this embodiment and the embodiment of FIG. 2 is that resistors and pre-discharge switches Swa, Swb, Swc, and Swd can be coupled between the
圖6係根據本發明之一實施例顯示發光元件陣列電路於節能預放電模式下之訊號波形示意圖。掃描節點S1電壓Vs1、掃描節點S2電壓Vs2、掃描節點S3電壓Vs3、掃描節點S4電壓Vs4、資料節點D1電壓Vd1、資料節點D2電壓Vd2、資料節點D3電壓Vd3、資料節點D4電壓Vd4、開關Swa控制訊號Cw1、開關Swb控制訊號Cw2、開關Swc控制訊號Cw3、開關Swd控制訊號Cw4、預放電訊號Pre-D係顯示於圖6中。請同時參照圖5及圖6,節能預放電調整電路2412與像素資料儲存電路2413耦接,用以於節能預放電模式,根據像素資料儲存訊號,而在畫格中,於點亮預設之發光元件211之前的空檔時間Td,作為預設預放電時段,而於預設預放電時段,分別控制複數預放電開關Swa、Swb、Swc及Swd,以將預設之發光元件211之前一個所點亮的發光元件211所屬之掃描線N-1、N、N+1或N+2之掃描節點S1、S2、S3或S4,電連接至預放電控制電路240所提供之預放電位準VLED。於一實施例中,複數預放電開關Swa、Swb、Swc及Swd對應耦接於複數掃描節點S1、S2、S3及S4。
6 is a schematic diagram showing the signal waveforms of the light-emitting element array circuit in the energy-saving pre-discharge mode according to an embodiment of the present invention. Scan node S1 voltage Vs1, scan node S2 voltage Vs2, scan node S3 voltage Vs3, scan node S4 voltage Vs4, data node D1 voltage Vd1, data node D2 voltage Vd2, data node D3 voltage Vd3, data node D4 voltage Vd4, switch Swa The control signal Cw1 , the switch Swb control signal Cw2 , the switch Swc control signal Cw3 , the switch Swd control signal Cw4 , and the pre-discharge signal Pre-D are shown in FIG. 6 . Please refer to FIG. 5 and FIG. 6 at the same time, the energy-saving
以圖6所示之實施例說明,根據本發明,當發光元件陣列電路200於節能預放電模式下,當預設之發光元件211屬於掃描線N、資料線Ch3,此發光元件211之前所點亮的發光元件211例如屬於掃描線N-1、資料線Ch4;則在點亮預設之發光元件211(掃描線N、資料線Ch3)之前的空檔時間Td,作為預設預放電時段,控制預放電開關Swa導通,控制預放電開關Swb、Swc及Swd不導通,而將預設之發光元件211(掃描線N、資料線Ch3)之前所點亮的發光元件211(掃描線N-1、資料線Ch4)所屬之掃描線N-1之掃描節點S1,電連接至預放電控制電路240所提供之預放電位準VLED,以此類推。
6, according to the present invention, when the light-emitting
圖7係根據本發明之一實施例顯示發光元件陣列電路於第二效能預放電模式下之訊號波形示意圖。掃描節點S1電壓Vs1、掃描節點S2電壓Vs2、掃描節點S3電壓Vs3、掃描節點S4電壓Vs4、資料節點D1電壓Vd1、資料節點D2電壓Vd2、資料節點D3電壓Vd3、資料節點D4電壓Vd4、開關Swa控制訊號Cw1、開關Swb控制訊號Cw2、開關Swc控制訊號Cw3、開關Swd控制訊號Cw4、預放電訊號Pre-D係顯示於圖7中。請同時參照圖5及圖7,節能預放電調整電路2412與像素資料儲存電路2413耦接,用以於第二效能預放電模式,根據像素資料儲存訊號,而在畫格中,於點亮預設之發光元件211的之前的空檔時間Td及緊鄰空檔時間Td前之效能時間Tp,作為預設預放電時段(亦即Td+Tp),而於預設預放電時段,分別控制複數預放電開關Swa、Swb、Swc及Swd,以將預設之發光元件211之前一個所點亮的發光元件211所屬之掃描線N-1、N、N+1或N+2之掃描節點S1、S2、S3或S4,電連接至預放電控制電路240所提供之預放電位準VLED。
7 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the second performance pre-discharge mode according to an embodiment of the present invention. Scan node S1 voltage Vs1, scan node S2 voltage Vs2, scan node S3 voltage Vs3, scan node S4 voltage Vs4, data node D1 voltage Vd1, data node D2 voltage Vd2, data node D3 voltage Vd3, data node D4 voltage Vd4, switch Swa The control signal Cw1 , the switch Swb control signal Cw2 , the switch Swc control signal Cw3 , the switch Swd control signal Cw4 , and the pre-discharge signal Pre-D are shown in FIG. 7 . Please refer to FIG. 5 and FIG. 7 at the same time, the energy-saving
圖8係根據本發明之又一實施例顯示發光元件陣列電路之示意圖。本實施例與圖2之實施例的不同之處在於本實施例之驅動電路201包括複數資料線緩衝電路230以及預充電控制放大電路250。資料線緩衝電路230係類似於圖2之資料線緩衝電路230,故不贅述。預充電控制放大電路250分別與複數資料節點D1、D2、D3、D4耦接,用以根據預充電訊號Pre-C,而於預設預充電時段,將預充電位準VLED提供予預設之至少一資料節點D1、D2、D3及/或D4。所謂將預充電位準VLED提供予預設之至少一資料節點D1、D2、D3及/或D4,舉例而言,如圖8所示,以預充電訊號Pre-C於預設預充電時段,致能一誤差放大器2511,而
將預充電位準VLED提供予預設之至少一資料節點D1、D2、D3及/或D4。於一實施例中,預設預充電時段相關於空檔時間。
FIG. 8 is a schematic diagram showing an array circuit of a light-emitting element according to yet another embodiment of the present invention. The difference between this embodiment and the embodiment of FIG. 2 is that the driving
圖9係根據本發明之一實施例顯示發光元件陣列電路於正常預充電模式下之訊號波形示意圖。掃描節點S1電壓Vs1、掃描節點S2電壓Vs2、掃描節點S3電壓Vs3、掃描節點S4電壓Vs4、資料節點D1電壓Vd1、資料節點D2電壓Vd2、資料節點D3電壓Vd3、資料節點D4電壓Vd4、預充電訊號Pre-C係顯示於圖9中。如圖9所示,並參閱圖8,預充電控制放大電路250例如於正常預充電模式,根據預充電訊號Pre-C,而以畫格中之複數空檔時間Td,作為複數預設預充電時段,而於複數預設預充電時段,將預充電位準VLED提供予所有資料節點D1、D2、D3及D4。
FIG. 9 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the normal precharge mode according to an embodiment of the present invention. Scan node S1 voltage Vs1, scan node S2 voltage Vs2, scan node S3 voltage Vs3, scan node S4 voltage Vs4, data node D1 voltage Vd1, data node D2 voltage Vd2, data node D3 voltage Vd3, data node D4 voltage Vd4, precharge The signal Pre-C is shown in FIG. 9 . As shown in FIG. 9 , and referring to FIG. 8 , the precharge
圖10係根據本發明之一實施例顯示發光元件陣列電路於第一效能預充電模式下之訊號波形示意圖。掃描節點S1電壓Vs1、掃描節點S2電壓Vs2、掃描節點S3電壓Vs3、掃描節點S4電壓Vs4、資料節點D1電壓Vd1、資料節點D2電壓Vd2、資料節點D3電壓Vd3、資料節點D4電壓Vd4、預充電訊號Pre-C係顯示於圖10中。如圖10所示,預充電控制放大電路250例如於第一效能預充電模式,根據預充電訊號Pre-C,而以畫格中之每一空檔時間Td,以及在畫格中緊鄰每一空檔時間Td之前的效能時間Tp,作為預設預充電時段,而於預設預充電時段,提供預充電位準VLED予所有資料節點D1、D2、D3及D4。
10 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the first performance pre-charging mode according to an embodiment of the present invention. Scan node S1 voltage Vs1, scan node S2 voltage Vs2, scan node S3 voltage Vs3, scan node S4 voltage Vs4, data node D1 voltage Vd1, data node D2 voltage Vd2, data node D3 voltage Vd3, data node D4 voltage Vd4, precharge The signal Pre-C is shown in FIG. 10 . As shown in FIG. 10 , the precharge
圖11係根據本發明之再一實施例顯示發光元件陣列電路之示意圖。本實施例與圖8之實施例的不同,在於本實施例之誤差放大器2511與資料節點D1、D2、D3、D4之間可耦接預充電開關Sw1、Sw2、Sw3及Sw4,且預充電控制放大電路250更包括節能預充電調整電路2512及像素資料儲存電路2513。像素資料儲存電路2513用以儲存像素資料儲存訊號,像素資料儲存訊號用以示意點亮複數發光元件211之時序安排。
FIG. 11 is a schematic diagram showing a light-emitting element array circuit according to still another embodiment of the present invention. The difference between this embodiment and the embodiment of FIG. 8 lies in that the precharge switches Sw1, Sw2, Sw3 and Sw4 can be coupled between the
圖12係根據本發明之一實施例顯示發光元件陣列電路於節能預充電模式下之訊號波形示意圖。掃描節點S1電壓Vs1、掃描節點S2電壓Vs2、掃描節點S3電壓Vs3、掃描節點S4電壓Vs4、資料節點D1電壓Vd1、資料節點D2電壓Vd2、資料節點D3電壓Vd3、資料節點D4電壓Vd4、開關Sw1控制訊號Csw1、開關Sw2控制訊號Csw2、開關Sw3控制訊號Csw3、開關Sw4控制訊號Csw4與預充電訊號Pre-C係顯示於圖12中。請同時參照圖11及圖12,節能預充電調整電路2512與像素資料儲存電路2513耦接,用以於節能預充電模式,根據像素資料儲存訊號,而在畫格中,於點亮預設之發光元件211之前的空檔時間Td,作為預設預充電時段,而於預設預充電時段,分別控制複數預充電開關Sw1、Sw2、Sw3及Sw4,以將預設之發光元件211之前一個所點亮的發光元件211所屬之資料線Ch1、Ch2、Ch3或Ch4之資料節點D1、D2、D3或D4,電連接至預充電控制放大電路250所提供之預充電位準VLED。於一實施例中,複數預充電開關Sw1、Sw2、Sw3及Sw4對應耦接於複數資料節點D1、D2、D3及D4。
FIG. 12 is a schematic diagram showing the signal waveforms of the light-emitting element array circuit in the energy-saving pre-charging mode according to an embodiment of the present invention. Scan node S1 voltage Vs1, scan node S2 voltage Vs2, scan node S3 voltage Vs3, scan node S4 voltage Vs4, data node D1 voltage Vd1, data node D2 voltage Vd2, data node D3 voltage Vd3, data node D4 voltage Vd4, switch Sw1 The control signal Csw1 , the switch Sw2 control signal Csw2 , the switch Sw3 control signal Csw3 , the switch Sw4 control signal Csw4 and the pre-charge signal Pre-C are shown in FIG. 12 . Please refer to FIG. 11 and FIG. 12 at the same time, the energy-saving
圖13係根據本發明之一實施例顯示發光元件陣列電路於第二效能預充電模式下之訊號波形示意圖。掃描節點S1電壓Vs1、掃描節點S2電壓Vs2、掃描節點S3電壓Vs3、掃描節點S4電壓Vs4、資料節點D1電壓Vd1、資料節點D2電壓Vd2、資料節點D3電壓Vd3、資料節點D4電壓Vd4、開關Sw1控制訊號Csw1、開關Sw2控制訊號Csw2、開關Sw3控制訊號Csw3、開關Sw4控制訊號Csw4與預充電訊號Pre-C係顯示於圖13中。請同時參照圖11及圖13,節能預充電調整電路2512與像素資料儲存電路2513耦接,用以於第二效能預充電模式,根據像素資料儲存訊號,而在畫格中,於點亮預設之發光元件211之前的空檔時間Td及緊鄰空檔時間Td前之效能時間Tp,作為預設預充電時段(亦即Td+Tp),而於預設預充電時段,分別控制複數預充電開關Sw1、
Sw2、Sw3及Sw4,以將預設之發光元件211之前一個所點亮的發光元件211所屬之資料線Ch1、Ch2、Ch3或Ch4之資料節點D1、D2、D3或D4,電連接至預充電控制放大電路250所提供之預充電位準VLED。
13 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the second performance pre-charging mode according to an embodiment of the present invention. Scan node S1 voltage Vs1, scan node S2 voltage Vs2, scan node S3 voltage Vs3, scan node S4 voltage Vs4, data node D1 voltage Vd1, data node D2 voltage Vd2, data node D3 voltage Vd3, data node D4 voltage Vd4, switch Sw1 The control signal Csw1 , the switch Sw2 control signal Csw2 , the switch Sw3 control signal Csw3 , the switch Sw4 control signal Csw4 and the precharge signal Pre-C are shown in FIG. 13 . Please refer to FIG. 11 and FIG. 13 at the same time, the power saving
圖14係根據本發明之又一實施例顯示發光元件陣列電路之示意圖。本實施例與圖5之實施例的不同之處在於本實施例之預放電控制電路240”包括誤差放大器2411、預放電電荷共享控制電路2414及像素資料儲存電路2413。誤差放大器2411及像素資料儲存電路2413係類似於圖5之實施例,故不贅述。
FIG. 14 is a schematic diagram showing a light-emitting element array circuit according to still another embodiment of the present invention. The difference between this embodiment and the embodiment of FIG. 5 is that the
圖15係根據本發明之一實施例顯示發光元件陣列電路於預放電電荷共享模式下之訊號波形示意圖。掃描節點S1電壓Vs1、掃描節點S2電壓Vs2、掃描節點S3電壓Vs3、掃描節點S4電壓Vs4、資料節點D1電壓Vd1、資料節點D2電壓Vd2、資料節點D3電壓Vd3、資料節點D4電壓Vd4、開關Swa控制訊號Cw1、開關Swb控制訊號Cw2、開關Swc控制訊號Cw3、開關Swd控制訊號Cw4、輸出訊號OPAmp1’係顯示於圖15中。圖15係將圖14之發光元件陣列電路200應用於正常預放電模式下之訊號波形示意圖。應注意者為,除了正常預放電模式以外,圖14之發光元件陣列電路200之預放電電荷共享模式亦可應用於節能預放電模式、第一效能預放電模式及第二效能預放電模式,僅需注意調整空檔時間Td中的前段時間Tcs期間與後段時間不重疊即可。
FIG. 15 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the pre-discharge charge sharing mode according to an embodiment of the present invention. Scan node S1 voltage Vs1, scan node S2 voltage Vs2, scan node S3 voltage Vs3, scan node S4 voltage Vs4, data node D1 voltage Vd1, data node D2 voltage Vd2, data node D3 voltage Vd3, data node D4 voltage Vd4, switch Swa The control signal Cw1 , the switch Swb control signal Cw2 , the switch Swc control signal Cw3 , the switch Swd control signal Cw4 , and the output signal OPAmp1 ′ are shown in FIG. 15 . FIG. 15 is a schematic diagram of signal waveforms when the light-emitting
請同時參照圖14及圖15,預放電電荷共享控制電路2414用以於預放電電荷共享模式,在畫格中,於點亮預設之發光元件211之前的空檔時間Td中的前段時間Tcs,分別控制複數預放電開關Swa、Swb、Swc及Swd,以將預設之發光元件211之前一個所點亮的發光元件211所屬之掃描線N-1、N、N+1或N+2之掃描節點S1、S2、S3或S4,與預設之發光元件211所屬之掃描線N-1、N、N+1或N+2之掃描節點S1、S2、S3或S4,彼此電連接,以達成兩掃描節點之電荷共
享。例如,於空檔時間Td中的前段時間Tcs期間,控制並導通預放電開關Swa及Swb,以將預設之發光元件211之前一個所點亮的發光元件211所屬之掃描線N-1之掃描節點S1,與預設之發光元件211所屬之掃描線N之掃描節點S2,彼此電連接,以達成兩掃描節點之電荷共享。於一實施例中,預設之發光元件211之前一個所點亮的發光元件211所屬之掃描線N-1之掃描節點S1,係由驅動電路201之像素資料儲存電路2413提供。
14 and FIG. 15 at the same time, the pre-discharge charge sharing control circuit 2414 is used for the pre-discharge charge sharing mode, in the frame, the preceding period Tcs in the idle time Td before lighting the preset light-emitting
圖16係根據本發明之一實施例顯示發光元件陣列電路於預充電電荷共享模式下之訊號波形示意圖。本實施例與圖11之實施例的不同之處在於本實施例之預充電控制放大電路250”包括誤差放大器2511、預充電電荷共享控制電路2514及像素資料儲存電路2513。誤差放大器2511及像素資料儲存電路2513係類似於圖11之實施例,故不贅述。
FIG. 16 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the pre-charge charge sharing mode according to an embodiment of the present invention. The difference between this embodiment and the embodiment of FIG. 11 is that the precharge
圖17係根據本發明之一實施例顯示發光元件陣列電路於預充電電荷共享模式下之訊號波形示意圖。掃描節點S1電壓Vs1、掃描節點S2電壓Vs2、掃描節點S3電壓Vs3、掃描節點S4電壓Vs4、資料節點D1電壓Vd1、資料節點D2電壓Vd2、資料節點D3電壓Vd3、資料節點D4電壓Vd4、開關Sw1控制訊號Csw1、開關Sw2控制訊號Csw2、開關Sw3控制訊號Csw3、開關Sw4控制訊號Csw4、輸出訊號OPAmp2’係顯示於圖17中。圖17係將圖16之發光元件陣列電路200應用於正常預充電模式下之訊號波形示意圖。應注意者為,除了正常預充電模式以外,圖16之發光元件陣列電路200之預充電電荷共享模式亦可應用於節能預充電模式、第一效能預充電模式及第二效能預充電模式,僅需注意調整空檔時間Td中的前段時間Tcs期間與後段時間不重疊即可。
17 is a schematic diagram showing signal waveforms of the light-emitting element array circuit in the pre-charge charge sharing mode according to an embodiment of the present invention. Scan node S1 voltage Vs1, scan node S2 voltage Vs2, scan node S3 voltage Vs3, scan node S4 voltage Vs4, data node D1 voltage Vd1, data node D2 voltage Vd2, data node D3 voltage Vd3, data node D4 voltage Vd4, switch Sw1 The control signal Csw1 , the switch Sw2 control signal Csw2 , the switch Sw3 control signal Csw3 , the switch Sw4 control signal Csw4 , and the output signal OPAmp2 ′ are shown in FIG. 17 . FIG. 17 is a schematic diagram of signal waveforms when the light-emitting
請同時參照圖16及圖17,預充電電荷共享控制電路2514用以於預充電電荷共享模式,在畫格中,於點亮預設之發光元件211之前的空檔時間Td中的前段時間Tcs,分別控制複數預充電開關Sw1、Sw2、Sw3及Sw4,以將預設之
發光元件211之前一個所點亮的發光元件211所屬之資料線Ch1、Ch2、Ch3或Ch4之資料節點D1、D2、D3或D4,與預設之發光元件211所屬之資料線Ch1、Ch2、Ch3或Ch4之資料節點D1、D2、D3或D4,彼此電連接,以達成兩資料節點之電荷共享。例如,於空檔時間Td中的前段時間Tcs期間,控制並導通預充電開關Sw3及Sw4,以將預設之發光元件211之前一個所點亮的發光元件211所屬之資料線Ch4之資料節點D4,與預設之發光元件211所屬之資料線Ch3之資料節點D3,彼此電連接,以達成兩資料節點之電荷共享。於一實施例中,預設之發光元件211之前一個所點亮的發光元件211所屬之資料線Ch4之資料節點D4,由驅動電路201之像素資料儲存電路2513提供。
Please refer to FIG. 16 and FIG. 17 at the same time, the precharge charge
應注意者為,圖8之預充電控制放大電路250亦可應用於圖2之實施例,圖11之預充電控制放大電路250’及預充電開關Sw1~Sw4亦可應用於圖5之實施例中,亦即可同時進行預放電操作及預充電操作。
It should be noted that the precharge
圖18-圖23係根據本發明之一實施例顯示可減少鬼影之發光元件陣列電路之控制方法流程圖。如圖18所示,本發明之可減少鬼影之發光元件陣列電路之控制方法300包括於步驟301中,於畫格中,依照複數掃描線排列順序,輪流且不重疊地將複數掃描節點電連接至掃描導通電壓。接著,於步驟302中,於掃描節點電連接至掃描導通電壓時,根據資料操作訊號,而提供預設調光位準予預設之資料節點,以決定點亮資料節點所對應之發光元件及其亮度。之後,於步驟303中,根據預放電訊號,而於預設預放電時段,將預放電位準提供予預設之至少一掃描節點。
18-23 are flowcharts showing a control method of a light-emitting device array circuit capable of reducing ghosting according to an embodiment of the present invention. As shown in FIG. 18 , the
如圖19所示,於一實施例中,步驟303可包括於步驟3031中,於正常預放電模式,根據預放電訊號,而以畫格中之複數空檔時間,作為複數預設預放電時段,而於複數預設預放電時段,將預放電位準提供予所有掃描節
點。如圖20所示,於另一實施例中,步驟303可包括步驟3032及步驟3033。於步驟3032中,於節能預放電模式,根據像素資料儲存訊號,而在畫格中,於點亮預設之發光元件之前的空檔時間,作為預設預放電時段。之後,於步驟3033中,於預設預放電時段,分別控制複數預放電開關,以將預設之發光元件之前所點亮的發光元件所屬之掃描線之掃描節點,電連接至預放電位準。
As shown in FIG. 19 , in one embodiment, step 303 may be included in
如圖21所示,於又一實施例中,步驟303可包括於步驟3034中,於第一效能預放電模式,根據預放電訊號,而以畫格中之每一空檔時間,以及在畫格中緊鄰每一空檔時間之前的效能時間,作為預設預放電時段,而於預設預放電時段,提供預放電位準予所有掃描節點。
As shown in FIG. 21 , in another embodiment, step 303 may be included in
如圖22所示,於再一實施例中,步驟303可包括步驟3035及步驟3036。於步驟3035中,於第二效能預放電模式,根據像素資料儲存訊號,而在畫格中,於點亮預設之發光元件之前的空檔時間及緊鄰空檔時間前之效能時間,作為預設預放電時段。接著,於步驟3036中,於預設預放電時段,分別控制複數預放電開關,以將預設之發光元件之前所點亮的發光元件所屬之掃描線之掃描節點,電連接至預放電位準。
As shown in FIG. 22 , in another embodiment, step 303 may include
如圖23所示,本發明之可減少鬼影之發光元件陣列電路之控制方法300可更包括於步驟304中,於預放電電荷共享模式,在畫格中,於點亮預設之發光元件之前的空檔時間中的前段時間,分別控制複數預放電開關,以將預設之發光元件之前所點亮的發光元件所屬之掃描線之掃描節點,與預設之發光元件所屬之掃描線之掃描節點,彼此電連接,以達成兩掃描節點之電荷共享。應注意者為,於一實施例中,步驟304之預放電電荷共享模式可應用於步驟3031中所描述之正常預放電模式、步驟3032-3033中所描述之節能預放電模式、步驟
3034中所描述之第一效能預放電模式或步驟3035-3036中所描述之第二效能預放電模式。
As shown in FIG. 23 , the
圖24-圖29係根據本發明之另一實施例顯示可減少鬼影之發光元件陣列電路之控制方法流程圖。如圖24所示,本發明之可減少鬼影之發光元件陣列電路之控制方法400包括於步驟401中,於畫格中,依照複數掃描線排列順序,輪流且不重疊地將複數掃描節點電連接至掃描導通電壓。接著,於步驟402中,於掃描節點電連接至掃描導通電壓時,根據資料操作訊號,而提供預設調光位準予預設之資料節點,以決定點亮資料節點所對應之發光元件及其亮度。之後,於步驟403中,根據預充電訊號,而於預設預充電時段,將預充電位準提供予預設之至少一資料節點。
24-29 are flowcharts showing a control method of a light-emitting device array circuit capable of reducing ghosting according to another embodiment of the present invention. As shown in FIG. 24 , the
如圖25所示,於一實施例中,步驟403可包括於步驟4031中,於正常預充電模式,根據預充電訊號,而以畫格中之複數空檔時間,作為複數預設預充電時段,而於複數預設預充電時段,將預充電位準提供予所有資料節點。
As shown in FIG. 25 , in one embodiment, step 403 may be included in
如圖26所示,於另一實施例中,步驟403可包括步驟4032及4033。於步驟4032中,於節能預充電模式,根據像素資料儲存訊號,而在畫格中,於點亮預設之發光元件之前的空檔時間,作為預設預充電時段。接著,於步驟4033中,於預設預充電時段,分別控制複數預充電開關,以將預設之發光元件之前所點亮的發光元件所屬之資料線之資料節點,電連接至預充電位準。
As shown in FIG. 26 , in another embodiment, step 403 may include
如圖27所示,於又一實施例中,步驟403可包括於步驟4034中,於第一效能預充電模式,根據預充電訊號,而以畫格中之每一空檔時間,以及在畫格中緊鄰每一空檔時間之前的效能時間,作為預設預充電時段,而於預設預充電時段,提供預充電位準予所有資料節點。
As shown in FIG. 27, in another embodiment, step 403 may be included in
如圖28所示,於再一實施例中,步驟403可包括步驟4035及步驟4036。於步驟4035中,於第二效能預充電模式,根據像素資料儲存訊號,而在畫格中,於點亮預設之發光元件之前的空檔時間及緊鄰空檔時間前之效能時間,作為預設預充電時段。接續,於步驟4036中,於預設預充電時段,分別控制複數預充電開關,以將預設之發光元件之前所點亮的發光元件所屬之資料線之資料節點,電連接至預充電位準。
As shown in FIG. 28 , in yet another embodiment, step 403 may include
如圖29所示,本發明之可減少鬼影之發光元件陣列電路之控制方法400可更包括於步驟404中,於預充電電荷共享模式,在畫格中,於點亮預設之發光元件之前的空檔時間中的前段時間,分別控制複數預充電開關,以將預設之發光元件之前所點亮的發光元件所屬之資料線之資料節點,與預設之發光元件所屬之資料線之資料節點,彼此電連接,以達成兩資料節點之電荷共享。應注意者為,於一實施例中,步驟404之預充電電荷共享模式可應用於步驟4031中所描述之正常預充電模式、步驟4032-4033中所描述之節能預充電模式、步驟4034中所描述之第一效能預充電模式或步驟4035-4036中所描述之第二效能預充電模式。
As shown in FIG. 29 , the
應注意者為,圖24之步驟403、圖25之步驟4031、圖26之步驟4032及4033、圖27之步驟4034、圖28之步驟4035及4036或圖29之步驟404亦可應用於圖18之實施例中,亦即可進行預充電及預放電操作。
It should be noted that
需說明的是,實施例中所示之訊號波形示意圖,所顯示之發光元件211的點亮順序,僅為一種斜線依序點亮發光元件陣列210中的發光元件211,用以說明本發明,並非限制發光元件211之時序安排,本發明可應用於各種不同的發光元件211之時序安排。
It should be noted that, in the schematic diagram of the signal waveform shown in the embodiment, the lighting sequence of the light-emitting
以上已針對較佳實施例來說明本發明,唯以上所述者,僅係為使熟悉本技術者易於了解本發明的內容而已,並非用來限定本發明之權利範圍。在本發明之相同精神下,熟悉本技術者可以思及各種等效變化。各實施例中圖示直接連接的兩步驟間,可插置不影響主要功能的其他步驟,僅需不影響達成本發明的目的即可。凡此種種,皆可根據本發明的教示類推而得,因此,本發明的範圍應涵蓋上述及其他所有等效變化。前述之各個實施例,並不限於單獨應用,亦可以組合應用,例如但不限於將兩實施例併用,或是以其中一個實施例的部分步驟代換另一實施例的部分步驟。 The present invention has been described above with respect to the preferred embodiments, but the above-mentioned descriptions are only intended to make it easy for those skilled in the art to understand the content of the present invention, and are not intended to limit the scope of rights of the present invention. Within the same spirit of the present invention, various equivalent changes will be devised by those skilled in the art. In each embodiment, other steps that do not affect the main function can be inserted between the two steps that are directly connected, as long as it does not affect the achievement of the purpose of the present invention. All of these can be derived by analogy according to the teachings of the present invention. Therefore, the scope of the present invention should cover the above and all other equivalent changes. The foregoing embodiments are not limited to be applied individually, but may also be applied in combination, such as but not limited to using the two embodiments together, or substituting some steps of one embodiment for some steps of another embodiment.
200:發光元件陣列電路 200: Light-emitting element array circuit
201:驅動電路 201: Drive circuit
210:發光元件陣列 210: Light-emitting element array
211:發光元件 211: Light-emitting element
220:掃描線開關電路 220: scan line switch circuit
230:資料線緩衝電路 230: Data line buffer circuit
240:預放電控制電路 240: Pre-discharge control circuit
2411:誤差放大器 2411: Error Amplifier
Ch1,Ch2,Ch3,Ch4:資料線 Ch1, Ch2, Ch3, Ch4: data lines
Cr,Cc:寄生電容 Cr, Cc: parasitic capacitance
D1,D2,D3,D4:資料節點 D1, D2, D3, D4: data nodes
DIM:預設調光位準 DIM: Preset dimming level
DOS:資料操作訊號 DOS: data manipulation signal
N-1,N,N+1,N+2:掃描線 N-1,N,N+1,N+2: scan lines
Pre-D:預放電訊號 Pre-D: Pre-discharge signal
S1,S2,S3,S4:掃描節點 S1, S2, S3, S4: scan nodes
Vdd:掃描導通電壓 Vdd: scan-on voltage
VLED:預放電位準 VLED: Pre-discharge level
Claims (57)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US17/575,580 US11468831B2 (en) | 2021-01-14 | 2022-01-13 | Light emitting device array circuit capable of reducing ghost image and driver circuit and control method thereof |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US202163137661P | 2021-01-14 | 2021-01-14 | |
| US63/137661 | 2021-01-14 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI771115B true TWI771115B (en) | 2022-07-11 |
| TW202228105A TW202228105A (en) | 2022-07-16 |
Family
ID=82365114
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW110126877A TWI771115B (en) | 2021-01-14 | 2021-07-21 | Light emitting device array circuit capable of reducing ghost image and driver circuit and control method thereof |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN114765008B (en) |
| TW (1) | TWI771115B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW200811801A (en) * | 2006-08-29 | 2008-03-01 | Himax Display Inc | Liquid crystal display and pixel driving method thereof |
| CN107170407A (en) * | 2017-07-17 | 2017-09-15 | 京东方科技集团股份有限公司 | Pixel unit circuit, pixel circuit, driving method and display device |
| US20180024663A1 (en) * | 2016-07-22 | 2018-01-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, display device and electronic device |
| CN111445868A (en) * | 2020-04-26 | 2020-07-24 | Tcl华星光电技术有限公司 | Backlight unit and control method thereof, and liquid crystal display device |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3661324B2 (en) * | 1996-12-12 | 2005-06-15 | セイコーエプソン株式会社 | Image display device, image display method, display drive device, and electronic apparatus using the same |
| KR100913523B1 (en) * | 2007-12-13 | 2009-08-21 | 주식회사엘디티 | LED driving apparatus and method for removing afterimage phenomenon of LED display panel |
| TWI459351B (en) * | 2012-05-23 | 2014-11-01 | Macroblock Inc | Driving system and method thereof for driving a dot matrix led display |
| CN104599628A (en) * | 2013-10-30 | 2015-05-06 | 立锜科技股份有限公司 | Light-emitting element array billboard and its column switch circuit and control method |
| KR101524476B1 (en) * | 2014-02-10 | 2015-06-01 | 주식회사엘디티 | Driving apparatus for led display |
| CN104091568B (en) * | 2014-07-31 | 2016-05-11 | 无锡力芯微电子股份有限公司 | Can eliminate LED display system and the line-scan circuit thereof of LED display ghost |
| CN106328043B (en) * | 2015-06-29 | 2018-09-14 | 无锡华润矽科微电子有限公司 | The ghost of LED scan screens eliminates circuit and LED scan screens |
| CN105374317A (en) * | 2015-12-11 | 2016-03-02 | 深圳市绿源半导体技术有限公司 | LED display screen drive control method and drive control circuit |
| CN105938703B (en) * | 2016-06-14 | 2018-11-02 | 深圳君略科技有限公司 | The driving chip, driving circuit and driving method of LED ghosts can be eliminated |
| CN208570071U (en) * | 2018-06-26 | 2019-03-01 | 深圳市富满电子集团股份有限公司 | The driving circuit and LED display of LED display elimination ghost |
| CN108615501B (en) * | 2018-06-26 | 2024-01-16 | 富满微电子集团股份有限公司 | Driving method and driving circuit for eliminating ghosts of LED display screen and LED display screen |
| CN208570070U (en) * | 2018-06-26 | 2019-03-01 | 深圳市富满电子集团股份有限公司 | A kind of LED display driving output blanking clamp circuit and LED display |
| US10804333B2 (en) * | 2018-11-16 | 2020-10-13 | Osram Opto Semiconductors Gmbh | Display, circuit arrangement for a display and method of operating a display |
| CN209168708U (en) * | 2018-12-27 | 2019-07-26 | 深圳市嘉兴南电科技有限公司 | Ghost removal circuit and electronic equipment |
| CN110415643B (en) * | 2019-08-29 | 2024-07-23 | 南京浣轩半导体有限公司 | Circuit and method for adaptively eliminating LED ghosts and coupling and protecting self-checking |
-
2021
- 2021-07-21 TW TW110126877A patent/TWI771115B/en active
- 2021-07-30 CN CN202110870622.XA patent/CN114765008B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW200811801A (en) * | 2006-08-29 | 2008-03-01 | Himax Display Inc | Liquid crystal display and pixel driving method thereof |
| US20180024663A1 (en) * | 2016-07-22 | 2018-01-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, display device and electronic device |
| CN107170407A (en) * | 2017-07-17 | 2017-09-15 | 京东方科技集团股份有限公司 | Pixel unit circuit, pixel circuit, driving method and display device |
| CN111445868A (en) * | 2020-04-26 | 2020-07-24 | Tcl华星光电技术有限公司 | Backlight unit and control method thereof, and liquid crystal display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114765008A (en) | 2022-07-19 |
| TW202228105A (en) | 2022-07-16 |
| CN114765008B (en) | 2024-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11798481B2 (en) | Pixel circuitry and operation for memory-containing electronic display | |
| CN114783368B (en) | In-pixel memory display | |
| CA1234645A (en) | Matrix display panel driving system | |
| US11468831B2 (en) | Light emitting device array circuit capable of reducing ghost image and driver circuit and control method thereof | |
| JP5379949B2 (en) | Organic electroluminescent display device and driving method thereof | |
| US20190347990A1 (en) | Memory-in-pixel architecture | |
| CN220105999U (en) | Display apparatus | |
| TWI840975B (en) | Electroluminescent display apparatus | |
| CN100446064C (en) | Method for driving electroluminescence display panel by selective precharging | |
| CN105810144A (en) | Pixel circuit and driving method for the same, and active matrix organic light emitting displayer | |
| TWI771115B (en) | Light emitting device array circuit capable of reducing ghost image and driver circuit and control method thereof | |
| WO2024093278A1 (en) | Display drive circuit and display device | |
| US7119769B2 (en) | Active matrix type organic EL panel drive circuit and organic EL display device | |
| CN116416920A (en) | Light-emitting display device and driving method thereof | |
| US20020008678A1 (en) | Block driver circuit for plasma display panel | |
| JPH0528387B2 (en) | ||
| CN1933687B (en) | Light-emitting device and method of driving the same | |
| CN111724738A (en) | Display panel driver circuit | |
| WO2005104073A1 (en) | Light emission panel display device | |
| KR100659622B1 (en) | Display device | |
| CN100511365C (en) | Method and appts. of driving electroluminiescent display device | |
| JP5120581B2 (en) | Method and apparatus for driving electroluminescent display panel | |
| JPH1039835A (en) | El display device | |
| TW202044217A (en) | Data processing device and gate driving device | |
| CN113129807B (en) | Light emitting diode pixel display unit, light emitting diode display device and brightness adjusting method thereof |