[go: up one dir, main page]

TWI620274B - Manufacturing method of substrate structure - Google Patents

Manufacturing method of substrate structure Download PDF

Info

Publication number
TWI620274B
TWI620274B TW104122879A TW104122879A TWI620274B TW I620274 B TWI620274 B TW I620274B TW 104122879 A TW104122879 A TW 104122879A TW 104122879 A TW104122879 A TW 104122879A TW I620274 B TWI620274 B TW I620274B
Authority
TW
Taiwan
Prior art keywords
layer
mold compound
dielectric material
conductive pillar
forming
Prior art date
Application number
TW104122879A
Other languages
Chinese (zh)
Other versions
TW201703197A (en
Inventor
周保宏
Original Assignee
恆勁科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 恆勁科技股份有限公司 filed Critical 恆勁科技股份有限公司
Priority to TW104122879A priority Critical patent/TWI620274B/en
Publication of TW201703197A publication Critical patent/TW201703197A/en
Application granted granted Critical
Publication of TWI620274B publication Critical patent/TWI620274B/en

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

一種基板結構之製作方法包括下列步驟:提供具有一表面之一承載板;形成一第一介電材料層於該承載板之表面;形成一第一導線層於該第一介電材料層上;形成一第一導電柱層於該第一導線層上;形成一第二介電材料層,使其包覆該第一導線層以及該第一導電柱層,並露出該第一導電柱層之一端;形成一第二導線層於露出之該第一導電柱層之一端上與該第二介電材料層上;形成具有至少一第二導電柱之一第二導電柱層於該第二導線層上;以及移除該承載板。該製作方法中,該至少一第二導電柱係┴型導電柱。 A method for fabricating a substrate structure includes the steps of: providing a carrier having a surface; forming a first dielectric material layer on a surface of the carrier; forming a first wiring layer on the first dielectric material layer; Forming a first conductive pillar layer on the first wire layer; forming a second dielectric material layer covering the first wire layer and the first conductive pillar layer, and exposing the first conductive pillar layer Forming a second wire layer on one end of the exposed first conductive pillar layer and the second dielectric material layer; forming a second conductive pillar layer having at least one second conductive pillar on the second wire On the layer; and remove the carrier. In the manufacturing method, the at least one second conductive pillar is a 导电-type conductive pillar.

Description

基板結構之製作方法 Substrate structure manufacturing method

本發明係關於一種基板結構之製作方法。更詳細地說,本發明係關於一種半導體基板結構之製作方法。 The present invention relates to a method of fabricating a substrate structure. More specifically, the present invention relates to a method of fabricating a semiconductor substrate structure.

在新一代的電子產品中,使用者不但追求更輕薄短小,更要求其具有多功能以及高性能。因此,電子產品製造商必須在積體電路(integrated circuit;IC)之有限的區域中,容納更多電子元件以達成高密度與微型化之要求。據此,電子產品製造商開發了新型封裝技術,例如覆晶(Flip-Chip)、晶片尺寸封裝(Chip Scale Package;CSP)、晶圓級封裝以及立體封裝(3D Package)技術等。 In a new generation of electronic products, users are not only pursuing thinner and lighter, but also demanding versatility and high performance. Therefore, electronics manufacturers must accommodate more electronic components in a limited area of an integrated circuit (IC) to achieve high density and miniaturization requirements. Accordingly, electronics manufacturers have developed new packaging technologies such as Flip-Chip, Chip Scale Package (CSP), wafer-level packaging, and 3D Package technology.

然而,在數位、類比、記憶體及無線射頻等領域的應用中,不同功能的電子電路會產生不同的需求及結果,因此,在單一晶粒上整合不同功能的產品已然不是最佳化的產品解決方案。隨著系統單晶片(System on Chip;SOC)、系統級封裝(System-in-Package;SiP)、PiP(Package-in-Package)封裝、堆疊式封裝(Package-on-Package;PoP)以及晶片尺寸構裝(Chip Scale Package;CSP)技術的快速發展,近年來最有效能的系統晶片應朝向單一封裝結構中,藉由充分利用多維空間的架構,整合使用異質性技術及不同電壓操作環境的各種不同功能的晶粒。因此,目前的系統晶片的封裝已朝向立體封裝技術的方向前進,立體封裝技術可將晶粒、封裝與被動元件整合成一封裝體,而可成為系統封裝的一種解決方式。 However, in applications such as digital, analog, memory, and radio frequency, electronic circuits with different functions have different requirements and results. Therefore, products that integrate different functions on a single die are not optimized products. solution. System-on-a-chip (SOC), System-in-Package (SiP), PiP (Package-in-Package), Package-on-Package (PoP), and With the rapid development of Chip Scale Package (CSP) technology, the most efficient system chips in recent years should be oriented in a single package structure, by leveraging the multi-dimensional space architecture, integrating heterogeneity technology and different voltage operating environments. Grains of various functions. Therefore, the current system wafer package has been oriented toward the three-dimensional packaging technology, and the three-dimensional packaging technology can integrate the die, the package and the passive component into a package, which can be a solution for the system package.

雖然傳統之多層堆疊式封裝架構可藉由使用剛性導體作為層架支撐的方式控制層間高度,但這種方式在製程上的準 位控制相當困難。相對地,若使用銲球作為層架支撐,雖然能輕易地解決準位控制的問題,但卻有著高度限制的問題存在,尤其是將容易使得上層基板壓制於下層元件上。此外,傳統的立體架構中,越多層的架構代表運作的系統模組越多,而每個元件運作時所產生的廢熱將會產生加乘的效應,進而使得傳統之多層堆疊式封裝架構的散熱效果極差。 Although the traditional multi-layer stacked package architecture can control the interlayer height by using a rigid conductor as a shelf support, this method is accurate in the process. Bit control is quite difficult. In contrast, if a solder ball is used as the shelf support, although the problem of the level control can be easily solved, there is a problem of a high degree of limitation, and in particular, it is easy to press the upper substrate onto the lower layer member. In addition, in the traditional three-dimensional architecture, the more multi-layer architecture represents the more system modules that operate, and the waste heat generated by each component operation will have a multiplier effect, which in turn makes the traditional multi-layer stacked package architecture heat dissipation. The effect is very poor.

前段所述之種種因素均會影響立體封裝技術之可靠度,並大大地降低封裝製程的良率,導致成本大幅提高。因此,如何提供一種能夠製造具有剛性與散熱性且滿足高良率的基板結構之製造方法,乃是業界亟待解決的問題。 All the factors mentioned in the previous paragraph will affect the reliability of the three-dimensional packaging technology, and greatly reduce the yield of the packaging process, resulting in a substantial increase in cost. Therefore, how to provide a manufacturing method capable of manufacturing a substrate structure having rigidity and heat dissipation and satisfying a high yield is an urgent problem to be solved in the industry.

本發明之一目的在於提供一種基板結構之製作方法。該製作方法包括下列步驟:提供具有一表面之一承載板;形成一第一介電材料層於該承載板之表面;形成一第一導線層於該第一介電材料層上;形成一第一導電柱層於該第一導線層上;形成一第二介電材料層,使其包覆該第一導線層以及該第一導電柱層,並露出該第一導電柱層之一端;形成一第二導線層於露出之該第一導電柱層之一端上與該第二介電材料層上;形成具有至少一第二導電柱之一第二導電柱層於該第二導線層上;以及移除該承載板。該製作方法中,該至少一第二導電柱係┴型導電柱。 It is an object of the present invention to provide a method of fabricating a substrate structure. The manufacturing method includes the steps of: providing a carrier having a surface; forming a first dielectric material layer on the surface of the carrier; forming a first wiring layer on the first dielectric material layer; forming a first a conductive pillar layer is formed on the first wire layer; a second dielectric material layer is formed to cover the first wire layer and the first conductive pillar layer, and one end of the first conductive pillar layer is exposed; a second wire layer is formed on one end of the exposed first conductive pillar layer and the second dielectric material layer; and a second conductive pillar layer having at least one second conductive pillar is formed on the second conductive layer; And removing the carrier board. In the manufacturing method, the at least one second conductive pillar is a 导电-type conductive pillar.

本發明之又一目的在於提供一種基板結構之製作方法。該製作方法包括下列步驟:提供具有一表面之一承載板;形成一第一介電材料層於該承載板之表面;形成一第一導線層於該第一介電材料層上;形成一第一導電柱層於該第一導線層上;形成一第二介電材料層,使其包覆該第一導線層以及該第一導電柱層,並露出該第一導電柱層之一端;形成一第二導線層於露出之該第一導電柱層之一端上與該第二介電材料層上;形成一第三介電材料層於該第二導線層上,並露出該第二導線層之一端;形成具有至少一第二導電柱之一第二導電柱層於露出之該第二導線層之一端上;以及移除該承載板。該製作方法中,該至少一第二導 電柱係┬型導電柱或+型導電柱。 It is still another object of the present invention to provide a method of fabricating a substrate structure. The manufacturing method includes the steps of: providing a carrier having a surface; forming a first dielectric material layer on the surface of the carrier; forming a first wiring layer on the first dielectric material layer; forming a first a conductive pillar layer is formed on the first wire layer; a second dielectric material layer is formed to cover the first wire layer and the first conductive pillar layer, and one end of the first conductive pillar layer is exposed; a second wire layer is disposed on one end of the exposed first conductive pillar layer and the second dielectric material layer; a third dielectric material layer is formed on the second wire layer, and the second wire layer is exposed One end; forming a second conductive pillar layer having at least one second conductive pillar on one end of the exposed second wiring layer; and removing the carrier plate. In the manufacturing method, the at least one second guide The electric column is a 导电-type conductive column or a +-type conductive column.

綜上所述,本發明之基板結構之製作方法係利用較簡易的製作流程形成不同型態之導電柱,並以這些導電柱作為層架支撐,進而取代傳統之多層堆疊式封裝架構。據此,本發明之基板結構之製作方法可縮小多層堆疊式封裝架構的厚度,同時增加剛性與散熱性,並兼具高良率。如此一來,將可縮短基板結構之加工時間並大幅降低製作成本。 In summary, the method for fabricating the substrate structure of the present invention utilizes a relatively simple fabrication process to form different types of conductive pillars, and these conductive pillars are used as a shelf support, thereby replacing the conventional multilayer stacked package architecture. Accordingly, the method of fabricating the substrate structure of the present invention can reduce the thickness of the multi-layer stacked package structure while increasing rigidity and heat dissipation, and has high yield. As a result, the processing time of the substrate structure can be shortened and the manufacturing cost can be greatly reduced.

在參閱圖式及隨後描述之實施方式後,所屬技術領域具有通常知識者便可瞭解本發明之其它目的、優點以及本發明之技術手段及實施態樣。 Other objects, advantages, and technical means and embodiments of the present invention will become apparent to those skilled in the <RTIgt;

1、2、3、4‧‧‧基板結構 1, 2, 3, 4‧‧‧ substrate structure

11、21、31、41‧‧‧介電材料層 11, 21, 31, 41‧‧‧ dielectric material layer

11a、21a、31a‧‧‧第一介電材料層 11a, 21a, 31a‧‧‧ first dielectric material layer

11b、21b、31b‧‧‧第二介電材料層 11b, 21b, 31b‧‧‧ second dielectric material layer

21c、31c、31c'‧‧‧第三介電材料層 21c, 31c, 31c'‧‧‧ third dielectric material layer

13‧‧‧第一導線層 13‧‧‧First wire layer

15‧‧‧第一導電柱層 15‧‧‧First conductive column

17‧‧‧第二導線層 17‧‧‧Second wire layer

19A、19B、23A、23B‧‧‧導電柱 19A, 19B, 23A, 23B‧‧‧ conductive columns

61‧‧‧承載板 61‧‧‧Loading board

第1圖係為本發明之第一實施例之基板結構之示意圖。 Fig. 1 is a schematic view showing the structure of a substrate according to a first embodiment of the present invention.

第2圖係為本發明之第二實施例之基板結構之示意圖。 Fig. 2 is a schematic view showing the structure of a substrate of a second embodiment of the present invention.

第3圖係為本發明之第三實施例之基板結構之示意圖。 Fig. 3 is a schematic view showing the structure of a substrate of a third embodiment of the present invention.

第4圖係為本發明之第四實施例之基板結構之示意圖。 Fig. 4 is a schematic view showing the structure of a substrate of a fourth embodiment of the present invention.

第5圖係為本發明之第五實施例之基板結構之製作方法之流程圖。 Fig. 5 is a flow chart showing a method of fabricating a substrate structure according to a fifth embodiment of the present invention.

第6A圖至第6G圖係為本發明之第五實施例之基板結構之製作示意圖。 6A to 6G are schematic views showing the fabrication of the substrate structure of the fifth embodiment of the present invention.

第7圖係為本發明之第六實施例之基板結構之製作方法之流程圖。 Fig. 7 is a flow chart showing a method of fabricating a substrate structure according to a sixth embodiment of the present invention.

第8A圖至第8B圖係為本發明之第六實施例之基板結構之製作示意圖。 8A to 8B are views showing the fabrication of the substrate structure of the sixth embodiment of the present invention.

第9圖係為本發明之第七實施例之基板結構之製作方法之流程圖。 Figure 9 is a flow chart showing a method of fabricating a substrate structure according to a seventh embodiment of the present invention.

第10A圖至第10B圖係為本發明之第七實施例之基板結構之製作示意圖。 10A to 10B are views showing the fabrication of the substrate structure of the seventh embodiment of the present invention.

第11圖係為本發明之第七實施例之基板結構之另一製作示意圖。 Figure 11 is a schematic view showing another fabrication of the substrate structure of the seventh embodiment of the present invention.

第12圖係為形成介電材料層之流程圖。 Figure 12 is a flow chart for forming a layer of dielectric material.

以下將透過實施例來解釋本發明內容,本發明的實施例並非用以限制本發明須在如實施例所述之任何特定的環境、應用或特殊方式方能實施。因此,關於實施例之說明僅為闡釋本發明之目的,而非用以限制本發明。須說明者,以下實施例及圖式中,與本發明非直接相關之元件已省略而未繪示;且圖式中各元件間之尺寸關係僅為求容易瞭解,非用以限制實際比例。 The present invention is not limited by the embodiment, and the embodiment of the present invention is not intended to limit the invention to any specific environment, application or special mode as described in the embodiments. Therefore, the description of the embodiments is merely illustrative of the invention and is not intended to limit the invention. It should be noted that, in the following embodiments and drawings, components that are not directly related to the present invention have been omitted and are not shown; and the dimensional relationships between the components in the drawings are merely for ease of understanding and are not intended to limit the actual ratio.

本發明之第一實施例如第1圖所示,係為一基板結構1之示意圖。基板結構1包含一介電材料層11、一第一導線層13、一第二導線層17、一第一導電柱層15以及一第二導電柱層。介電材料層11具有一第一介電材料層11a、一第二介電材料層11b。第一導電柱層15具有複數個導電柱;類似地,第二導電柱層具有複數個導電柱19A、19B。第一導線層13嵌設於第一介電材料層11a與第二介電材料層11b內。 A first embodiment of the present invention, as shown in Fig. 1, is a schematic view of a substrate structure 1. The substrate structure 1 comprises a dielectric material layer 11, a first wire layer 13, a second wire layer 17, a first conductive pillar layer 15, and a second conductive pillar layer. The dielectric material layer 11 has a first dielectric material layer 11a and a second dielectric material layer 11b. The first conductive pillar layer 15 has a plurality of conductive pillars; similarly, the second conductive pillar layer has a plurality of conductive pillars 19A, 19B. The first wire layer 13 is embedded in the first dielectric material layer 11a and the second dielectric material layer 11b.

介電材料層11係為一鑄模化合物(Molding Compound)層,其具有酚醛基樹脂(Novolac-based Resin)、環氧基樹脂(Epoxy-based Resin)、矽基樹脂(Silicone-based Resin)或其它適當之鑄模化合物,但不以此為限。此外,在本實施例中,第一導電柱層15具有五個導電柱;第二導電柱層具有四個導電柱19A以及五個導電柱19B。然而,在其它實施例中,依據基板結構1之不同用途與類型,第一導電柱層15以及第二導電柱層可分別具有任意數目之導電柱,並不以本實施例所述之導電柱的數量為限。 The dielectric material layer 11 is a Molding Compound layer having a Novolac-based Resin, an Epoxy-based Resin, a Silicone-based Resin or the like. Suitable mold compounds, but not limited to this. Further, in the present embodiment, the first conductive pillar layer 15 has five conductive pillars; the second conductive pillar layer has four conductive pillars 19A and five conductive pillars 19B. However, in other embodiments, the first conductive pillar layer 15 and the second conductive pillar layer may have any number of conductive pillars respectively according to different uses and types of the substrate structure 1, and the conductive pillars not described in this embodiment are not used. The number is limited.

第一導電柱層15嵌設於第二介電材料層11b內,並設置於第一導線層13以及第二導線層17之間;同時,第一導電柱層15電性連接第一導線層13以及第二導線層17。第二導電柱層之導電柱19A、19B設置於第二導線層17上;同時,第二導電柱層之導電柱19A、19B電性連接第二導線層17。在本實施例中,第二導電柱層之導電柱19A係┴型導電柱;第二導電柱層之導電柱19B係口型導電柱。 The first conductive pillar layer 15 is embedded in the second dielectric material layer 11b and disposed between the first conductive layer 13 and the second conductive layer 17; meanwhile, the first conductive pillar layer 15 is electrically connected to the first conductive layer 13 and a second wire layer 17. The conductive pillars 19A, 19B of the second conductive pillar layer are disposed on the second wire layer 17; meanwhile, the conductive pillars 19A, 19B of the second conductive pillar layer are electrically connected to the second wire layer 17. In this embodiment, the conductive pillar 19A of the second conductive pillar layer is a 导电-type conductive pillar; and the conductive pillar 19B of the second conductive pillar layer is a gate-type conductive pillar.

本發明之第二實施例如第2圖所示,係為一基板結構2之示意圖。基板結構2之一結構類似於本發明之第一實施例所述之基板結構1之結構,其差異在於基板結構2中,介電材料層21與基板結構1之介電材料層11不同;且第二導電柱層具有複數個導電柱23A、23B。詳細地說,介電材料層21具有一第一介電材料層21a、一第二介電材料層21b及一第三介電材料層21c。第二導線層17嵌設於介電材料層21內,第二導電柱層之導電柱23A、23B部份地嵌設於介電材料層21內。在本實施例中,第二導電柱層之導電柱23A係+型導電柱;第二導電柱層之導電柱23B係┬型導電柱。 A second embodiment of the present invention, as shown in FIG. 2, is a schematic view of a substrate structure 2. One of the structures of the substrate structure 2 is similar to the structure of the substrate structure 1 of the first embodiment of the present invention, except that the dielectric material layer 21 is different from the dielectric material layer 11 of the substrate structure 1 in the substrate structure 2; The second conductive pillar layer has a plurality of conductive pillars 23A, 23B. In detail, the dielectric material layer 21 has a first dielectric material layer 21a, a second dielectric material layer 21b, and a third dielectric material layer 21c. The second wire layer 17 is embedded in the dielectric material layer 21, and the conductive pillars 23A, 23B of the second conductive pillar layer are partially embedded in the dielectric material layer 21. In this embodiment, the conductive pillar 23A of the second conductive pillar layer is a +-type conductive pillar; the conductive pillar 23B of the second conductive pillar layer is a 导电-type conductive pillar.

本發明之第三實施例如第3圖所示,係為一基板結構3之示意圖。基板結構3之一結構類似於本發明之第一實施例所述之基板結構1之結構,其差異在於基板結構3中,介電材料層31與基板結構1之介電材料層11不同。詳細地說,介電材料層31具有一第一介電材料層31a、一第二介電材料層31b及一第三介電材料層31c。第二導線層17及第二導電柱層之導電柱19A嵌設於第三介電材料層31c內,且第二導電柱層之導電柱19B部份地嵌設於第三介電材料層31c內。類似於第一實施例之基板結構1,在本實施例中,第二導電柱層之導電柱19A係┴型導電柱;第二導電柱層之導電柱19B係口型導電柱。 A third embodiment of the present invention, as shown in FIG. 3, is a schematic view of a substrate structure 3. One of the structures of the substrate structure 3 is similar to the structure of the substrate structure 1 described in the first embodiment of the present invention, with the difference that in the substrate structure 3, the dielectric material layer 31 is different from the dielectric material layer 11 of the substrate structure 1. In detail, the dielectric material layer 31 has a first dielectric material layer 31a, a second dielectric material layer 31b, and a third dielectric material layer 31c. The conductive pillars 19A of the second conductive layer and the second conductive pillars are embedded in the third dielectric material layer 31c, and the conductive pillars 19B of the second conductive pillars are partially embedded in the third dielectric material layer 31c. Inside. Similar to the substrate structure 1 of the first embodiment, in the embodiment, the conductive pillar 19A of the second conductive pillar layer is a 导电-type conductive pillar; and the conductive pillar 19B of the second conductive pillar layer is a gate-type conductive pillar.

本發明之第四實施例如第4圖所示,係為一基板結構4之示意圖。基板結構4之一結構類似於本發明之第一實施例所述之基板結構1之結構,其差異在於基板結構4中,介電材料層41與基板結構1之介電材料層11不同。詳細地說,介電材料層41具有一第一介電材料層31a、一第二介電材料層31b及一第三介電材料層31c'。第二導線層17嵌設於第三介電材料層31c'內,第二導電柱層之導電柱19A部份地嵌設於第三介電材料層31c'內,且第二導電柱層之導電柱19B部份地嵌設於第三介電材料層31c'內。類似於第一實施例之基板結構1,在本實施例中,第二導電柱層之導電柱19A係┴型導電柱;第二導電柱層之導電柱19B係口型導電柱。 A fourth embodiment of the present invention, as shown in FIG. 4, is a schematic view of a substrate structure 4. One of the structures of the substrate structure 4 is similar to the structure of the substrate structure 1 described in the first embodiment of the present invention, with the difference that in the substrate structure 4, the dielectric material layer 41 is different from the dielectric material layer 11 of the substrate structure 1. In detail, the dielectric material layer 41 has a first dielectric material layer 31a, a second dielectric material layer 31b, and a third dielectric material layer 31c'. The second conductive layer 17 is embedded in the third dielectric material layer 31c', and the conductive pillar 19A of the second conductive pillar is partially embedded in the third dielectric material layer 31c', and the second conductive pillar layer The conductive post 19B is partially embedded in the third dielectric material layer 31c'. Similar to the substrate structure 1 of the first embodiment, in the embodiment, the conductive pillar 19A of the second conductive pillar layer is a 导电-type conductive pillar; and the conductive pillar 19B of the second conductive pillar layer is a gate-type conductive pillar.

本發明之第五實施例如第5圖所示,其係為一種基板 結構之製作方法之流程圖。本實施例所述之製作方法可用於製作一基板結構,例如:第一實施例所述之基板結構1。以下將透過第5圖以及第6A圖至第6G圖進一步說明本實施例之基板結構之製作方法的步驟。 A fifth embodiment of the present invention is shown in FIG. 5, which is a substrate Flow chart of the method of fabricating the structure. The manufacturing method described in this embodiment can be used to fabricate a substrate structure, such as the substrate structure 1 described in the first embodiment. The steps of the method of fabricating the substrate structure of the present embodiment will be further described below through FIG. 5 and FIGS. 6A to 6G.

首先,於步驟501中,提供如第6A圖繪示之一承載板61。其中,承載板61係由鋁、銅、不銹鋼或其組合製成之一金屬板。 First, in step 501, a carrier board 61 is provided as shown in FIG. 6A. The carrier plate 61 is a metal plate made of aluminum, copper, stainless steel or a combination thereof.

接著,於步驟503中,形成如第6B圖繪示之一第一介電材料層11a於承載板61之一表面。其中,於步驟503中,係應用一真空壓合製程將介電材料層壓合於承載板61之表面,其具有以下之優點:(1)僅需真空壓合單層之介電材料層以縮短製作時間;以及(2)適合進行大面積的封裝製程以降低成本與生產時間。 Next, in step 503, a first dielectric material layer 11a is formed on one surface of the carrier plate 61 as shown in FIG. 6B. Wherein, in step 503, a dielectric bonding material is laminated on the surface of the carrier plate 61 by using a vacuum pressing process, which has the following advantages: (1) only a single layer of dielectric material layer is required to be vacuum-pressed. Reduce production time; and (2) Suitable for large-area packaging processes to reduce cost and production time.

於步驟505中,如第6C圖所示,形成一第一導線層13於前述之第一介電材料層11a上。接著,於步驟507中,如第6D圖所示,形成一第一導電柱層15於第一導線層13上。於步驟509中,如第6E圖所示,形成一第二介電材料層11b,使其包覆第一導線層13以及第一導電柱層15,並露出第一導電柱層15之一端。 In step 505, as shown in FIG. 6C, a first wiring layer 13 is formed on the first dielectric material layer 11a. Next, in step 507, a first conductive pillar layer 15 is formed on the first wiring layer 13 as shown in FIG. 6D. In step 509, as shown in FIG. 6E, a second dielectric material layer 11b is formed to cover the first wiring layer 13 and the first conductive pillar layer 15, and expose one end of the first conductive pillar layer 15.

於步驟511中,如第6F圖所示,形成一第二導線層17於露出之第一導電柱層15之一端上與第二介電材料層11b上。接著,於步驟513中,如第6G圖所示,形成一第二導電柱層於第二導線層17上。其中,第二導電柱層具有複數個導電柱19A、19B;且第二導電柱層之導電柱19A係┴型導電柱;第二導電柱層之導電柱19B係口型導電柱。最後,於步驟515中,移除承載板61,以形成如第1圖繪示之基板結構1。 In step 511, as shown in FIG. 6F, a second wiring layer 17 is formed on one end of the exposed first conductive pillar layer 15 and on the second dielectric material layer 11b. Next, in step 513, as shown in FIG. 6G, a second conductive pillar layer is formed on the second wiring layer 17. The second conductive pillar layer has a plurality of conductive pillars 19A, 19B; and the conductive pillar 19A of the second conductive pillar layer is a ┴-type conductive pillar; and the conductive pillar 19B of the second conductive pillar layer is a gate-type conductive pillar. Finally, in step 515, the carrier plate 61 is removed to form the substrate structure 1 as shown in FIG.

本發明之第六實施例如第7圖所示,其係為一種基板結構之製作方法之流程圖。本實施例所述之製作方法可用於製作一基板結構,例如:第二實施例所述之基板結構2。其中,第7圖所示之第六實施例之步驟701至步驟711與本發明之第五實施例之步驟501至步驟511相同,故在此不再贅述。以下將透過第7圖以及第8A圖至第8B圖進一步說明本實施例之基板結構之製作方法的後 續步驟。需說明的是,本實施例之第一介電材料層21a以及第二介電材料層21b係與前述實施例之第一介電材料層11a以及第二介電材料層11b為相同。 A sixth embodiment of the present invention is shown in Fig. 7, which is a flow chart of a method of fabricating a substrate structure. The manufacturing method described in this embodiment can be used to fabricate a substrate structure, such as the substrate structure 2 described in the second embodiment. The steps 701 to 711 of the sixth embodiment shown in FIG. 7 are the same as the steps 501 to 511 of the fifth embodiment of the present invention, and thus are not described herein again. Hereinafter, the method of fabricating the substrate structure of the present embodiment will be further described through FIG. 7 and FIGS. 8A to 8B. Continue the steps. It should be noted that the first dielectric material layer 21a and the second dielectric material layer 21b of the present embodiment are the same as the first dielectric material layer 11a and the second dielectric material layer 11b of the foregoing embodiment.

於步驟713中,如第8A圖所示,形成一第三介電材料層21c於第二導線層17上,並露出第二導線層17之一端。其中,第8A圖所示之第一介電材料層21a、第二介電材料層21b及第三介電材料層21c即構成基板結構2之介電材料層21。接著,於步驟715中,如第8B圖所示,形成一第二導電柱層於露出之第二導線層17之一端上。其中,第二導電柱層具有複數個導電柱23A、23B;且第二導電柱層之導電柱23A係+型導電柱;第二導電柱層之導電柱23B係┬型導電柱。最後,於步驟717中,移除承載板61,以形成如第2圖繪示之基板結構2。 In step 713, as shown in FIG. 8A, a third dielectric material layer 21c is formed on the second wiring layer 17, and one end of the second wiring layer 17 is exposed. The first dielectric material layer 21a, the second dielectric material layer 21b, and the third dielectric material layer 21c shown in FIG. 8A constitute the dielectric material layer 21 of the substrate structure 2. Next, in step 715, as shown in FIG. 8B, a second conductive pillar layer is formed on one end of the exposed second wiring layer 17. The second conductive pillar layer has a plurality of conductive pillars 23A, 23B; and the conductive pillar 23A of the second conductive pillar layer is a +-type conductive pillar; and the conductive pillar 23B of the second conductive pillar layer is a ┬-type conductive pillar. Finally, in step 717, the carrier plate 61 is removed to form the substrate structure 2 as shown in FIG.

本發明之第七實施例如第9圖所示,其係為一種基板結構之製作方法之流程圖。本實施例所述之製作方法可用於製作一基板結構,例如:第三實施例所述之基板結構3或第四實施例所述之基板結構4。其中,第9圖所示之第七實施例之步驟901至步驟913與本發明之第五實施例之步驟501至步驟513相同,故在此不再贅述。以下將透過第9圖、第10A圖至第10B圖以及第11圖進一步說明本實施例之基板結構之製作方法的後續步驟。需說明的是,本實施例之第一介電材料層31a以及第二介電材料層31b係與前述實施例之第一介電材料層21a以及第二介電材料層21b為相同。 A seventh embodiment of the present invention is shown in Fig. 9, which is a flow chart of a method of fabricating a substrate structure. The manufacturing method described in this embodiment can be used to fabricate a substrate structure, such as the substrate structure 3 described in the third embodiment or the substrate structure 4 described in the fourth embodiment. The steps 901 to 913 of the seventh embodiment shown in FIG. 9 are the same as the steps 501 to 513 of the fifth embodiment of the present invention, and thus are not described herein again. The subsequent steps of the method of fabricating the substrate structure of the present embodiment will be further described below through FIG. 9, FIG. 10A to FIG. 10B, and FIG. It should be noted that the first dielectric material layer 31a and the second dielectric material layer 31b of the present embodiment are the same as the first dielectric material layer 21a and the second dielectric material layer 21b of the foregoing embodiment.

於步驟915中,如第10A圖所示,形成一第三介電材料層31c,使其包覆第二導線層17以及第二導電柱層,並露出第二導電柱層之一端。其中,第二導電柱層具有複數個導電柱19A、19B;且第二導電柱層之導電柱19A係┴型導電柱;第二導電柱層之導電柱19B係口型導電柱。 In step 915, as shown in FIG. 10A, a third dielectric material layer 31c is formed to cover the second wiring layer 17 and the second conductive pillar layer, and expose one end of the second conductive pillar layer. The second conductive pillar layer has a plurality of conductive pillars 19A, 19B; and the conductive pillar 19A of the second conductive pillar layer is a ┴-type conductive pillar; and the conductive pillar 19B of the second conductive pillar layer is a gate-type conductive pillar.

於步驟917中,蝕刻第三介電材料層31c,形成如第10B圖所繪示之介電材料層31。其中,第二導電柱層之導電柱19A嵌設於第三介電材料層31c內,且第二導電柱層之導電柱19B部份地嵌設於第三介電材料層31c內。需說明的是,於步驟917中,蝕 刻第三介電材料層31c'亦可形成如第11圖所繪示之介電材料層41。其中,第二導電柱層之導電柱19A、19B部份地嵌設於第三介電材料層31c'內。 In step 917, the third dielectric material layer 31c is etched to form a dielectric material layer 31 as depicted in FIG. 10B. The conductive pillars 19A of the second conductive pillar layer are embedded in the third dielectric material layer 31c, and the conductive pillars 19B of the second conductive pillar layer are partially embedded in the third dielectric material layer 31c. It should be noted that, in step 917, the etch The third dielectric material layer 31c' can also form the dielectric material layer 41 as shown in FIG. The conductive pillars 19A, 19B of the second conductive pillar layer are partially embedded in the third dielectric material layer 31c'.

最後,於步驟919中,移除承載板61,以形成如第3圖繪示之基板結構3或如第4圖繪示之基板結構4。 Finally, in step 919, the carrier board 61 is removed to form the substrate structure 3 as shown in FIG. 3 or the substrate structure 4 as shown in FIG.

此外,於上述形成第一介電材料層11a、21a、31a、第二介電材料層11b、21b、31b或第三介電材料層21c、31c、31c'之步驟中,更包含如第12圖繪示之步驟。首先,於步驟1201中,提供一鑄模化合物。其中,鑄模化合物可為酚醛基樹脂、環氧基樹脂、矽基樹脂或其它適當之鑄模化合物。於步驟1203中,加熱鑄模化合物至一液體狀態。接著,於步驟1205中,注入呈現該液體狀態之鑄模化合物,使呈現該液體狀態之鑄模化合物包覆第一導線層13、第一導電柱層15、第二導線層17或第二導電柱層。最後,於步驟1207中,固化呈現液體狀態之鑄模化合物以形成一鑄模化合物層。 In addition, in the step of forming the first dielectric material layer 11a, 21a, 31a, the second dielectric material layer 11b, 21b, 31b or the third dielectric material layer 21c, 31c, 31c', the second step is further included as the 12th The figure shows the steps. First, in step 1201, a mold compound is provided. Among them, the mold compound may be a phenolic resin, an epoxy resin, a ruthenium-based resin or other suitable mold compound. In step 1203, the mold compound is heated to a liquid state. Next, in step 1205, a mold compound exhibiting the liquid state is injected, and the mold compound exhibiting the liquid state is coated with the first wire layer 13, the first conductive pillar layer 15, the second wire layer 17, or the second conductive pillar layer. . Finally, in step 1207, the mold compound in a liquid state is cured to form a mold compound layer.

綜上所述,本發明之基板結構之製作方法係利用較簡易的製作流程形成不同型態之導電柱,並以這些導電柱作為層架支撐,進而取代傳統之多層堆疊式封裝架構。據此,本發明之基板結構之製作方法可縮小多層堆疊式封裝架構的厚度,同時增加剛性與散熱性,並兼具高良率。如此一來,將可縮短基板結構之加工時間並大幅降低製作成本。 In summary, the method for fabricating the substrate structure of the present invention utilizes a relatively simple fabrication process to form different types of conductive pillars, and these conductive pillars are used as a shelf support, thereby replacing the conventional multilayer stacked package architecture. Accordingly, the method of fabricating the substrate structure of the present invention can reduce the thickness of the multi-layer stacked package structure while increasing rigidity and heat dissipation, and has high yield. As a result, the processing time of the substrate structure can be shortened and the manufacturing cost can be greatly reduced.

上述之實施例僅用來例舉本發明之實施態樣,以及闡釋本發明之技術特徵,並非用來限制本發明之保護範疇。任何熟悉此技術者可輕易完成之改變或均等性之安排均屬於本發明所主張之範圍,本發明之權利保護範圍應以申請專利範圍為準。 The embodiments described above are only intended to illustrate the embodiments of the present invention, and to explain the technical features of the present invention, and are not intended to limit the scope of protection of the present invention. Any changes or equivalents that can be easily made by those skilled in the art are within the scope of the invention. The scope of the invention should be determined by the scope of the claims.

Claims (9)

一種基板結構之製作方法,包含下列步驟:提供一承載板,其具有一表面;形成一第一介電材料層於該承載板之該表面;形成一第一導線層於該第一介電材料層上;形成一第一導電柱層於該第一導線層上;形成一第二介電材料層,使其包覆該第一導線層以及該第一導電柱層,並露出該第一導電柱層之一端;形成一第二導線層於露出之該第一導電柱層之一端上與該第二介電材料層上;形成一第二導電柱層於該第二導線層上,其具有至少一第二導電柱;以及移除該承載板;其中,該至少一第二導電柱係┴型導電柱。 A method for fabricating a substrate structure, comprising the steps of: providing a carrier plate having a surface; forming a first dielectric material layer on the surface of the carrier plate; forming a first wire layer on the first dielectric material Forming a first conductive pillar layer on the first conductive layer; forming a second dielectric material layer covering the first conductive layer and the first conductive pillar layer, and exposing the first conductive layer One end of the pillar layer; forming a second wire layer on one end of the exposed first conductive pillar layer and the second dielectric material layer; forming a second conductive pillar layer on the second wire layer, which has At least one second conductive pillar; and removing the carrier plate; wherein the at least one second conductive pillar is a conductive pillar. 如請求項1所述之製作方法,更包含下列步驟:形成一第三介電材料層,使其包覆該第二導線層以及該第二導電柱層,並露出該第二導電柱層之一端。 The manufacturing method of claim 1, further comprising the steps of: forming a third dielectric material layer covering the second conductive layer and the second conductive pillar layer, and exposing the second conductive pillar layer One end. 如請求項1所述之製作方法,其中,形成該第一介電材料層或該第二介電材料層之步驟分別包含下列:形成該第一介電材料層係包含下列步驟:提供一第一鑄模化合物;加熱該第一鑄模化合物至液體狀態;注入呈現液體狀態之該第一鑄模化合物,使呈現液體狀態之該第一鑄模化合物覆於該承載板之該表面;及固化呈現液體狀態之該第一鑄模化合物以形成一第一鑄模化合物層;以及形成該第二介電材料層係包含下列步驟:提供一第二鑄模化合物;加熱該第二鑄模化合物至液體狀態;注入呈現液體狀態之該第二鑄模化合物,使呈現液體狀態之 該第二鑄模化合物包覆該第一導線層及該第一導電柱層;及固化呈現液體狀態之該第二鑄模化合物以形成一第二鑄模化合物層。 The method of claim 1, wherein the step of forming the first dielectric material layer or the second dielectric material layer comprises the following: forming the first dielectric material layer comprises the steps of: providing a first a mold compound; heating the first mold compound to a liquid state; injecting the first mold compound in a liquid state, coating the first mold compound in a liquid state on the surface of the carrier sheet; and curing in a liquid state The first mold compound to form a first mold compound layer; and the forming the second dielectric material layer comprises the steps of: providing a second mold compound; heating the second mold compound to a liquid state; and injecting the liquid state The second mold compound is rendered in a liquid state The second mold compound coats the first wire layer and the first conductive pillar layer; and cures the second mold compound in a liquid state to form a second mold compound layer. 如請求項2所述之製作方法,其中,形成該第三介電材料層之步驟更包含下列步驟:提供一鑄模化合物;加熱該鑄模化合物至液體狀態;注入呈現液體狀態之該鑄模化合物,使呈現液體狀態之該鑄模化合物包覆該第二導線層以及至少部分之該第二導電柱層;以及固化呈現液體狀態之該鑄模化合物以形成一鑄模化合物層。 The method of claim 2, wherein the step of forming the third dielectric material layer further comprises the steps of: providing a mold compound; heating the mold compound to a liquid state; and injecting the mold compound in a liquid state, so that The mold compound exhibiting a liquid state coats the second wire layer and at least a portion of the second conductive pillar layer; and solidifies the mold compound in a liquid state to form a mold compound layer. 如請求項3或4所述之製作方法,其中,該鑄模化合物層具有酚醛基樹脂、環氧基樹脂以及矽基樹脂其中之一。 The production method according to claim 3 or 4, wherein the mold compound layer has one of a phenol resin, an epoxy resin, and a fluorenyl resin. 一種基板結構之製作方法,包含下列步驟:提供一承載板,其具有一表面;形成一第一介電材料層於該承載板之該表面;形成一第一導線層於該第一介電材料層上;形成一第一導電柱層於該第一導線層上;形成一第二介電材料層,使其包覆該第一導線層以及該第一導電柱層,並露出該第一導電柱層之一端;形成一第二導線層於露出之該第一導電柱層之一端上與該第二介電材料層上;形成一第三介電材料層於該第二導線層上,並露出該第二導線層之一端;形成一第二導電柱層於露出之該第二導線層之一端上,其具有至少一第二導電柱;以及移除該承載板;其中,該至少一第二導電柱係┬型導電柱以及+型導電柱其中之一。 A method for fabricating a substrate structure, comprising the steps of: providing a carrier plate having a surface; forming a first dielectric material layer on the surface of the carrier plate; forming a first wire layer on the first dielectric material Forming a first conductive pillar layer on the first conductive layer; forming a second dielectric material layer covering the first conductive layer and the first conductive pillar layer, and exposing the first conductive layer One end of the pillar layer; forming a second wire layer on one end of the exposed first conductive pillar layer and the second dielectric material layer; forming a third dielectric material layer on the second wire layer, and Exposing one end of the second wire layer; forming a second conductive pillar layer on one end of the exposed second wire layer, having at least one second conductive pillar; and removing the carrier plate; wherein the at least one The two conductive pillars are one of a 导电-type conductive pillar and a +-type conductive pillar. 如請求項6所述之製作方法,其中,形成該第一介電材料層、該第二介電材料層及該第三介電材料層之步驟分別包含下列:形成該第一介電材料層係包含下列步驟:提供一第一鑄模化合物;加熱該第一鑄模化合物至液體狀態;注入呈現液體狀態之該第一鑄模化合物,使呈現液體狀態之該第一鑄模化合物覆於該承載板之該表面;及固化呈現液體狀態之該第一鑄模化合物以形成一第一鑄模化合物層;形成該第二介電材料層係包含下列步驟:提供一第二鑄模化合物;加熱該第二鑄模化合物至液體狀態;注入呈現液體狀態之該第二鑄模化合物,使呈現液體狀態之該第二鑄模化合物包覆該第一導線層及該第一導電柱層;及固化呈現液體狀態之該第二鑄模化合物以形成一第二鑄模化合物層;以及形成該第三介電材料層係包含下列步驟:提供一第三鑄模化合物;加熱該第三鑄模化合物至液體狀態;注入呈現液體狀態之該第三鑄模化合物,使呈現液體狀態之該第三鑄模化合物包覆該第二導線層及至少部分之該第二導電柱層;及固化呈現液體狀態之鑄模化合物以形成一第三鑄模化合物層。 The manufacturing method of claim 6, wherein the forming the first dielectric material layer, the second dielectric material layer, and the third dielectric material layer respectively comprises the following: forming the first dielectric material layer The method comprises the steps of: providing a first mold compound; heating the first mold compound to a liquid state; injecting the first mold compound in a liquid state, and coating the first mold compound in a liquid state on the carrier sheet And curing the first mold compound in a liquid state to form a first mold compound layer; forming the second dielectric material layer comprises the steps of: providing a second mold compound; heating the second mold compound to the liquid State; injecting the second mold compound in a liquid state, coating the second mold compound in a liquid state with the first wire layer and the first conductive column layer; and curing the second mold compound in a liquid state Forming a second mold compound layer; and forming the third dielectric material layer comprises the steps of: providing a third mold compound; Heating the third mold compound to a liquid state; injecting the third mold compound in a liquid state, causing the third mold compound in a liquid state to coat the second wire layer and at least a portion of the second conductive pillar layer; The mold compound in a liquid state is cured to form a third mold compound layer. 如請求項7所述之製作方法,其中,該第一鑄模化合物層、該第二鑄模化合物層或該第三鑄模化合物層具有酚醛基樹脂、環氧基樹脂以及矽基樹脂其中之一。 The manufacturing method according to claim 7, wherein the first mold compound layer, the second mold compound layer or the third mold compound layer has one of a phenol resin, an epoxy resin, and a fluorenyl resin. 如請求項1或6所述之製作方法,其中,形成該第一介電材料層於該承載板之表面之步驟係應用一真空壓合製程將該介電材料層壓合於該承載板之表面。 The manufacturing method of claim 1 or 6, wherein the step of forming the first dielectric material layer on the surface of the carrier sheet is performed by laminating the dielectric material to the carrier sheet by a vacuum bonding process. surface.
TW104122879A 2015-07-15 2015-07-15 Manufacturing method of substrate structure TWI620274B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW104122879A TWI620274B (en) 2015-07-15 2015-07-15 Manufacturing method of substrate structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW104122879A TWI620274B (en) 2015-07-15 2015-07-15 Manufacturing method of substrate structure

Publications (2)

Publication Number Publication Date
TW201703197A TW201703197A (en) 2017-01-16
TWI620274B true TWI620274B (en) 2018-04-01

Family

ID=58400870

Family Applications (1)

Application Number Title Priority Date Filing Date
TW104122879A TWI620274B (en) 2015-07-15 2015-07-15 Manufacturing method of substrate structure

Country Status (1)

Country Link
TW (1) TWI620274B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200943508A (en) * 2008-04-11 2009-10-16 Phoenix Prec Technology Corp Multilayer package substrate and method for fabricating the same
TW201039416A (en) * 2009-04-20 2010-11-01 Phoenix Prec Technology Corp Package substrate structure and fabrication method thereof
TWM433634U (en) * 2012-03-23 2012-07-11 Unimicron Technology Corp Semiconductor substrate
TWI474417B (en) * 2014-06-16 2015-02-21 恆勁科技股份有限公司 Packaging method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200943508A (en) * 2008-04-11 2009-10-16 Phoenix Prec Technology Corp Multilayer package substrate and method for fabricating the same
TW201039416A (en) * 2009-04-20 2010-11-01 Phoenix Prec Technology Corp Package substrate structure and fabrication method thereof
TWM433634U (en) * 2012-03-23 2012-07-11 Unimicron Technology Corp Semiconductor substrate
TWI474417B (en) * 2014-06-16 2015-02-21 恆勁科技股份有限公司 Packaging method

Also Published As

Publication number Publication date
TW201703197A (en) 2017-01-16

Similar Documents

Publication Publication Date Title
EP3125292B1 (en) Semiconductor package structure and method for forming the same
TWI618159B (en) Semiconductor package assembly and method of manufacturing same
KR102071522B1 (en) Ultrathin buried die module and method of manufacturing thereof
CN105321828B (en) packaging method
US20140264933A1 (en) Wafer Level Chip Scale Packaging Intermediate Structure Apparatus and Method
KR20190018135A (en) Module and method of manufacturing a plurality of modules
CN105321926A (en) Encapsulation device and manufacturing method thereof
TWI538127B (en) Packaging device and manufacturing method thereof
US11380650B2 (en) Batch manufacture of component carriers
CN105448883B (en) Chip package base plate and, chip-packaging structure and the preparation method of the two
CN107622953A (en) Manufacturing method of package stack structure
TW201426919A (en) Opening the solder mask and/or dielectric to improve package coplanarity to increase the thickness and contact area of the cover or ring
US20160293580A1 (en) System in package and method for manufacturing the same
US20170019995A1 (en) Substrate Structure and Manufacturing Method Thereof
CN104952839B (en) Packaging device and manufacturing method thereof
TWI620274B (en) Manufacturing method of substrate structure
TWI616981B (en) Substrate structure
CN108172561A (en) Carrier substrate for semiconductor packaging and its packaging structure, and manufacturing method of semiconductor packaging components
CN106356355B (en) Substrate structure and manufacturing method thereof
TW201633455A (en) Package substrate, package structure including the same, and manufacturing method thereof
TWI573502B (en) Substrate structure and manufacturing method thereof
CN111668168B (en) Packaging structure and forming method thereof
US9941208B1 (en) Substrate structure and manufacturing method thereof
US9084341B2 (en) Fabrication method of packaging substrate
US9466553B2 (en) Package structure and method for manufacturing package structure