TWI673799B - A molding structure of molding resin type module and molding method thereof - Google Patents
A molding structure of molding resin type module and molding method thereof Download PDFInfo
- Publication number
- TWI673799B TWI673799B TW104104925A TW104104925A TWI673799B TW I673799 B TWI673799 B TW I673799B TW 104104925 A TW104104925 A TW 104104925A TW 104104925 A TW104104925 A TW 104104925A TW I673799 B TWI673799 B TW I673799B
- Authority
- TW
- Taiwan
- Prior art keywords
- mold
- electronic components
- electrical contacts
- circuit substrate
- item
- Prior art date
Links
- 229920005989 resin Polymers 0.000 title claims abstract description 54
- 239000011347 resin Substances 0.000 title claims abstract description 54
- 238000000034 method Methods 0.000 title claims abstract description 24
- 238000000465 moulding Methods 0.000 title claims abstract description 15
- 239000000758 substrate Substances 0.000 claims abstract description 70
- 239000000463 material Substances 0.000 claims abstract description 61
- 238000004806 packaging method and process Methods 0.000 claims abstract description 40
- 238000007789 sealing Methods 0.000 claims abstract description 35
- 229910000679 solder Inorganic materials 0.000 claims abstract description 32
- 238000005476 soldering Methods 0.000 claims abstract description 22
- 238000010438 heat treatment Methods 0.000 claims abstract description 9
- 238000005538 encapsulation Methods 0.000 claims description 10
- 238000005516 engineering process Methods 0.000 claims description 10
- 238000009413 insulation Methods 0.000 claims description 9
- 239000002184 metal Substances 0.000 claims description 7
- 229910052751 metal Inorganic materials 0.000 claims description 7
- 239000010949 copper Substances 0.000 claims description 6
- 239000007788 liquid Substances 0.000 claims description 6
- 229920000647 polyepoxide Polymers 0.000 claims description 5
- -1 polyethylene Polymers 0.000 claims description 5
- 239000003822 epoxy resin Substances 0.000 claims description 4
- 229920000139 polyethylene terephthalate Polymers 0.000 claims description 4
- 239000005020 polyethylene terephthalate Substances 0.000 claims description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- 239000004698 Polyethylene Substances 0.000 claims description 3
- 239000004642 Polyimide Substances 0.000 claims description 3
- 239000003990 capacitor Substances 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 3
- 238000005530 etching Methods 0.000 claims description 3
- 229920000573 polyethylene Polymers 0.000 claims description 3
- 229920001721 polyimide Polymers 0.000 claims description 3
- 238000001816 cooling Methods 0.000 claims description 2
- OFOBLEOULBTSOW-UHFFFAOYSA-N Malonic acid Chemical compound OC(=O)CC(O)=O OFOBLEOULBTSOW-UHFFFAOYSA-N 0.000 claims 1
- 125000000118 dimethyl group Chemical group [H]C([H])([H])* 0.000 claims 1
- 229920000417 polynaphthalene Polymers 0.000 claims 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 abstract description 6
- 238000012858 packaging process Methods 0.000 abstract description 6
- 239000000155 melt Substances 0.000 abstract 1
- 239000012778 molding material Substances 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000003466 welding Methods 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000012943 hotmelt Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
Landscapes
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
一種用於封模樹脂型模組的封裝結構及其封裝方法,包括備置一電路基板,至少一表面上形成一電路圖案層及複數電接點;塗佈一絕緣層至該電路圖案層上,避開電接點及電子元件的放置位置,使電子元件的底部與電路基板之間形成一空隙;以焊錫焊接電子元件的電接腳於電接點上,且電接點的焊接面積PAD縮小至元件焊接面積的85%~95%;及加熱封模樹脂材料覆蓋電子元件及電路基板的露出表面成一封裝模組,其中封模樹脂材料可流入電子元件底部的空隙內包覆焊錫,防止封裝過程中焊錫溶融溢出電接點,解決習知封裝過程中因溢錫導致的短路問題。 A packaging structure and a packaging method for a mold-sealing resin-type module include preparing a circuit substrate, forming a circuit pattern layer and a plurality of electrical contacts on at least one surface; applying an insulating layer to the circuit pattern layer, Avoid the placement of electrical contacts and electronic components, so that a gap is formed between the bottom of the electronic components and the circuit board; solder the electrical pins of the electronic components to the electrical contacts, and the soldering area PAD of the electrical contacts is reduced. Up to 85% ~ 95% of the component soldering area; and heating the sealing resin material to cover the exposed surfaces of the electronic components and circuit substrates to form a packaging module, in which the molding resin material can flow into the gap at the bottom of the electronic component and be covered with solder to prevent packaging In the process, the solder melts and overflows the electrical contacts, which solves the short circuit problem caused by the spilled tin during the conventional packaging process.
Description
本發明係為一種用於封模樹脂模組(molding resin type module)的電路基板結構及其封裝方法,特別是關於一種在樹脂封裝模組封裝製程中,不易造成電路基板電接點溢錫短路的電路基板結構,以及封裝電路基板的方法。 The invention relates to a circuit substrate structure used for a molding resin type module and a packaging method thereof, and more particularly, to a circuit that is not prone to cause short circuit and overflow of tin in electrical contacts of the circuit substrate during a resin packaging module packaging process. Circuit substrate structure and method for packaging circuit substrate.
有鑒於電子裝置的微小化,其內部的半導體、電子零組件或電子電路都封裝成模組,而目前的封裝技術正朝向高密度化、微型化及高性能的而求穩定發展。其中封模樹脂型模組(molding resin type module)的封裝技術是一種利用環氧樹脂(Epoxy)等樹脂材料將半導體、電子零組件或電子電路封裝成模組的技術,該技術使用樹脂灌封製程或者轉移成形(transfer molding)製程將環氧樹脂等樹脂材料加熱熔融後密封在一模組模具中,使其硬化定形成一模組。 In view of the miniaturization of electronic devices, the internal semiconductors, electronic components or electronic circuits are packaged into modules, and the current packaging technology is moving towards high density, miniaturization and high performance for stable development. The encapsulation technology of the molding resin type module is a technology that uses semiconductor materials such as epoxy resin to encapsulate semiconductors, electronic components or electronic circuits into modules. This technology uses resin encapsulation. In a manufacturing process or a transfer molding process, a resin material such as an epoxy resin is heated and melted, and then sealed in a module mold, and then it is hardened to form a module.
然而在封模樹脂材料熱熔封裝的過程中,被封裝模組的電路基板,其電接點上的焊錫常因加熱而再度溶融,導致電路基板上鄰近的電接點之間發生溢錫而造成短路現象,特別容易發生在使用表面貼焊技術(SMT)的表面貼焊零件(SMD)的下方,如第1圖即為傳統封模樹脂型模組的 電路基板及SMD元件的側視示意圖。 However, during the hot-melt encapsulation of the mold-sealing resin material, the solder on the electrical contacts of the circuit board of the packaged module is often re-melted due to heating, resulting in tin overflow between adjacent electrical contacts on the circuit board. Causes short-circuit phenomenon, which is especially easy to occur under the surface mount soldering parts (SMD) using surface mount soldering technology (SMT). As shown in Figure 1, it is the traditional mold-sealing resin module. A schematic side view of a circuit board and an SMD component.
傳統SMT電路基板10的表面除了分佈一層電路圖案層及電接點11外,尚會塗佈一層絕緣防焊層12,該絕緣防焊層12除了避開電接點11外,幾乎佈滿整個電路基板,使得焊錫僅會停留電接點11上而防止溢錫造成短路。然而由於SMD元件13(如電阻、電容、電感等)的尺寸都相當小,或者SMD元件為積體電路(IC)元件14時,相鄰的電接腳15的距離都相當近,且SMD元件13或IC元件14又都會貼近電路基板10的表面,當進行封模樹脂的製程時,灌入封模(Molding)材料16會被阻擋停留在SMD元件13或IC元件14的周邊,而電接點12上的焊錫又會因加熱而熔融,使得焊錫17被封模材料16擠壓而沿著SMD元件13的下方或IC元件14的周邊溢出電接點12,反而會使焊錫停17留在絕緣防焊層12上,因此常發生電路基板10的鄰近電接點12之間因焊錫17溢錫造成短路的不良情況。 In addition to the circuit pattern layer and the electrical contacts 11 distributed on the surface of the conventional SMT circuit substrate 10, an insulating solder resist layer 12 is also coated. The insulating solder resist layer 12 covers almost the entire area except that the electrical contacts 11 are avoided. The circuit substrate allows the solder to stay on the electrical contact 11 only to prevent short circuit caused by the solder overflow. However, because the size of the SMD element 13 (such as resistance, capacitance, inductance, etc.) is quite small, or when the SMD element is an integrated circuit (IC) element 14, the distance between adjacent electrical pins 15 is quite close, and the SMD element 13 or the IC component 14 will be close to the surface of the circuit substrate 10. When the molding resin is manufactured, the molding material 16 will be blocked and stay at the periphery of the SMD component 13 or the IC component 14. The solder on the point 12 will melt due to heating, so that the solder 17 is squeezed by the molding material 16 and overflows the electrical contact 12 along the lower side of the SMD component 13 or the periphery of the IC component 14, instead, it will cause the solder 17 to stay at The insulating solder resist layer 12 often causes short circuits due to solder 17 overflowing between the adjacent electrical contacts 12 of the circuit board 10.
有鑒於上述習知技術的缺點,本發明之主要目的係在於提供一種封模樹脂型模組的封裝結構及其封裝方法,能讓封模樹脂填充至SMD元件的底部,防止封裝過程中焊錫溶融溢出電接點,因此可解決習知封裝過程中因溢錫導致的短路問題。 In view of the shortcomings of the above-mentioned conventional technologies, the main object of the present invention is to provide a packaging structure and a packaging method for a mold-sealing resin module, which can fill the bottom of the SMD component with the mold-sealing resin and prevent the solder from melting during the packaging process. The electrical contacts are overflowed, which can solve the short circuit problem caused by the overflow of tin during the conventional packaging process.
為達成上述目的,本發明之主要技術特徵係在於提供一種封模樹脂型模組的封裝結構,包括一電路基板,至少一表面上分佈有一電路圖案層及複數電接點,供複數電子元件的電接腳以焊錫焊接於該電接點上;一絕緣層分布於該 電子線路層上,但避開電接點及電子元件的放置位置,使電子元件的底部與電路基板之間形成一空隙;及一封模樹脂材料覆蓋電子元件及電路基板的露出表面,形成一封裝模組,其中封模樹脂材料可流入電子元件底部的空隙內包覆焊錫。 In order to achieve the above object, the main technical feature of the present invention is to provide a packaging structure of a mold-sealed resin module, which includes a circuit substrate, at least one surface of which has a circuit pattern layer and a plurality of electrical contacts, for the The electrical pins are soldered to the electrical contacts; an insulating layer is distributed over the On the electronic circuit layer, but avoid the placement of electrical contacts and electronic components, so that a gap is formed between the bottom of the electronic component and the circuit substrate; and a mold resin material covers the exposed surfaces of the electronic component and the circuit substrate, forming a A packaging module, in which a molding resin material can flow into a gap at the bottom of an electronic component and be covered with solder.
為達成上述目的,本發明之次一技術特徵係在於提供一種封模樹脂型模組的封裝方法,其步驟包括:備置一電路基板,至少一表面上形成一電路圖案層及複數電接點;塗佈一絕緣層至該電路圖案層上,避開電接點及電子元件的放置位置,使電子元件的底部與電路基板之間形成一空隙;以焊錫焊接電子元件的電接腳於電接點上;及加熱封模樹脂材料覆蓋電子元件及電路基板的露出表面成一封裝模組,其中封模樹脂材料可流入電子元件底部的空隙內包覆焊錫。 In order to achieve the above object, a second technical feature of the present invention is to provide a method for packaging a mold-sealing resin module, the steps of which include: preparing a circuit substrate, forming a circuit pattern layer and a plurality of electrical contacts on at least one surface; Apply an insulating layer to the circuit pattern layer to avoid the placement of electrical contacts and electronic components, so that a gap is formed between the bottom of the electronic component and the circuit substrate; the electrical pins of the electronic component are soldered to the electrical connection with solder Point; and heating the sealing resin material to cover the exposed surface of the electronic component and the circuit substrate to form a packaging module, wherein the sealing resin material can flow into the gap at the bottom of the electronic component and be covered with solder.
為達成上述目的,本發明之又一技術特徵係在於提供上述封模樹脂型模組的封裝結構及其封裝方法,其中電路基板上電接點的焊接面積PAD縮小至電子元件焊接面積的85%~95%。 In order to achieve the above object, another technical feature of the present invention is to provide a packaging structure and a packaging method for the above-mentioned mold-molded resin module, wherein a soldering area PAD of an electrical contact on a circuit substrate is reduced to 85% of an electronic component soldering area. ~ 95%.
10‧‧‧SMT電路基板 10‧‧‧SMT circuit board
11‧‧‧電接點 11‧‧‧ Electric contact
12‧‧‧絕緣防焊層 12‧‧‧Insulation solder mask
13‧‧‧SMD元件 13‧‧‧SMD components
14‧‧‧積體電路(IC)元件 14‧‧‧Integrated Circuit (IC) Components
15‧‧‧電接腳 15‧‧‧electric pin
16‧‧‧封模材料 16‧‧‧Moulding material
17‧‧‧溢錫 17‧‧‧ Spill Tin
20‧‧‧電路基板 20‧‧‧circuit board
21‧‧‧電路圖案層 21‧‧‧Circuit pattern layer
22‧‧‧電接點 22‧‧‧electric contact
30‧‧‧絕緣層 30‧‧‧ Insulation
31‧‧‧電子元件的放置位置 31‧‧‧ Placement of electronic components
40‧‧‧電子元件 40‧‧‧Electronic components
41‧‧‧電接腳 41‧‧‧electric pin
42‧‧‧空隙 42‧‧‧Gap
45‧‧‧焊錫 45‧‧‧Soldering
50‧‧‧封模樹脂材料 50‧‧‧sealing resin material
第1圖係傳統封模樹脂型模組的電路基板及SMD元件的側視示意圖。 FIG. 1 is a schematic side view of a circuit board and an SMD component of a conventional resin-molded module.
第2圖係本發明電路基板局部的側視示意圖。 Fig. 2 is a schematic side view of a part of a circuit board of the present invention.
第3圖係本發明塗佈有絕緣層的電路基板局部的側視示意 圖。 FIG. 3 is a schematic side view of a part of a circuit board coated with an insulating layer according to the present invention. Illustration.
第4圖係本發明配置有電子元件的電路基板局部的側視示意圖。 FIG. 4 is a schematic side view of a part of a circuit board provided with electronic components according to the present invention.
第5圖係本發明以封模樹脂材料封裝電路基板成一封裝模組的側視示意圖。 FIG. 5 is a schematic side view of the present invention encapsulating a circuit substrate with a mold-sealing resin material into a packaging module.
為了使 貴審查委員能更進一步瞭解本發明為達成預定目的所採取之技術、手段及功效,請參閱以下有關本發明之詳細說明與附圖,相信本發明之目的、特徵與特點,當可由此得一深入且具體之瞭解,然而所附圖式僅提供參考與說明用,並非用來對本發明加以限制者。 In order to allow your reviewers to further understand the technology, means and effects adopted by the present invention to achieve the intended purpose, please refer to the following detailed description and accompanying drawings of the present invention. I believe that the purpose, features and characteristics of the present invention can be derived from this. A thorough and specific understanding is obtained, however, the drawings are provided for reference and description only, and are not intended to limit the present invention.
請參閱第2圖~第5圖本發明封模樹脂型模組的封裝過程實施例所示,首先請參閱第2圖所示,第2圖係本發明電路基板局部的側視示意圖。本發明封模樹脂型模組的封裝結構包括有一電路基板20,該電路基板20的材質可以包括FR-4基板材質、FR-5基板材質或BT覆晶(Flip Chip)基板材質。在該電路基板20的至少一表面上分佈有一電路圖案層21,該電路圖案層21包括有複數電接點22,該電路圖案層21係由該電路基板20上的金屬層蝕刻而成,該金屬層的材質可以為銅(Cu),但本發明不限此材質。而本發明的電路基板可以為單面有電路圖案層的單面印刷電路板,或者雙面皆有電路圖案層的雙面印刷電路板,或者可以為有多層電路圖案層的多層印刷電路。 Please refer to FIG. 2 to FIG. 5 for examples of the packaging process of the mold-sealing resin module of the present invention. First, please refer to FIG. 2, which is a schematic side view of a part of the circuit substrate of the present invention. The packaging structure of the mold-sealed resin-type module of the present invention includes a circuit substrate 20, and the material of the circuit substrate 20 may include a FR-4 substrate material, a FR-5 substrate material, or a BT Flip Chip substrate material. A circuit pattern layer 21 is distributed on at least one surface of the circuit substrate 20. The circuit pattern layer 21 includes a plurality of electrical contacts 22. The circuit pattern layer 21 is formed by etching a metal layer on the circuit substrate 20. The material of the metal layer may be copper (Cu), but the present invention is not limited to this material. The circuit substrate of the present invention may be a single-sided printed circuit board with a circuit pattern layer on one side, or a double-sided printed circuit board with a circuit pattern layer on both sides, or a multilayer printed circuit with multiple circuit pattern layers.
接著請參閱第3所示,第3圖係本發明塗佈有絕緣層的電路基板局部的側視示意圖。本發明在電路基板20的電路圖案層21上塗佈一絕 緣層30,且該絕緣層30避開上述電接點22及電子元件的放置位置31,使得電子元件放置於電路基板20上時,電子元件與電路基板20之間形成有一空隙。該絕緣層30的材質可以由聚亞醯胺(polyimide)、聚萘二甲酸己二醇酯(polyethylene naphtalate)或聚乙烯對苯二甲酯(polyethy leneterephthalate)所形成。該絕緣層30可限制焊錫僅停留於電接點22上,防止焊錫超出電接點22的焊接範圍。 Next, please refer to FIG. 3, which is a schematic side view of a part of a circuit substrate coated with an insulating layer according to the present invention. In the present invention, a circuit substrate 20 is coated on the circuit pattern layer 21 The edge layer 30, and the insulating layer 30 avoids the electrical contact 22 and the placement position 31 of the electronic component, so that when the electronic component is placed on the circuit substrate 20, a gap is formed between the electronic component and the circuit substrate 20. The material of the insulating layer 30 may be formed of polyimide, polyethylene naphtalate, or polyethylene terephthalate. The insulating layer 30 can limit the solder to stay on the electrical contact 22 and prevent the solder from exceeding the welding range of the electrical contact 22.
再接著請參閱第4所示,第4圖係本發明配置有電子元件的電路基板局部的側視示意圖。本發明接著將電子元件40放置於電路基板20上,並將電子元件40的電接腳41放置於電接點22上,以焊錫45焊接電接腳22於電接點41上,在本發明的實施例中可使用表面黏著技術(Surface-mount Technology,SMT)將配置有電子元件40的電路基板20過錫爐,即可以焊錫45將所有電接腳22焊接至電接點41上,而該電子元件可以是表面黏著元件(Surface-mount Devices,SMD)的電阻器、電容器、電感器或積體電路(IC)。如第4圖所示,由於該電子元件40的放置位置並無絕緣層30,因此當電子元件40放置於電路基板20上時,電子元件40的底部與電路基板20之間會有一空隙42,這個空隙42可供封模材料灌入其中。 Next, please refer to FIG. 4, which is a schematic side view of a part of a circuit board provided with electronic components according to the present invention. The present invention then places the electronic component 40 on the circuit substrate 20, and the electrical pin 41 of the electronic component 40 is placed on the electrical contact 22, and the electrical pin 22 is soldered on the electrical contact 41 with solder 45. In the present invention, In the embodiment of the present invention, a surface-mount technology (SMT) can be used to pass the circuit substrate 20 configured with the electronic component 40 through a tin furnace, that is, all electrical pins 22 can be soldered to the electrical contacts 41 by solder 45, and The electronic component can be a surface-mount device (SMD) resistor, capacitor, inductor, or integrated circuit (IC). As shown in FIG. 4, because the electronic component 40 is placed without the insulating layer 30, when the electronic component 40 is placed on the circuit substrate 20, there will be a gap 42 between the bottom of the electronic component 40 and the circuit substrate 20. This gap 42 can be filled with molding material.
最後請參閱第5所示,第5圖係本發明以封模樹脂材料封裝電路基板成一封裝模組的側視示意圖。本發明最後以加熱後成液態的封模樹脂材料50,如環氧樹脂(Epoxy)類樹脂(Resin)材質覆蓋在該些電子元件40及該電路基板20的至少部分露出表面上,形成一封裝模組。而在本發明實施例中,可先備置一模具(圖中未示),將配置有電子元件40的電路基板20置入該模具中,再將封模樹脂材料50加熱溶融成液態,灌入模具中,等待 封模樹脂材料50冷卻後硬化定形成封裝模組。 Finally, please refer to FIG. 5. FIG. 5 is a schematic side view of the present invention encapsulating a circuit substrate with a mold-sealing resin material into a packaging module. In the present invention, at least part of the exposed surfaces of the electronic components 40 and the circuit substrate 20 is covered with a mold-sealing resin material 50, such as an epoxy resin (Resin) material, which becomes a liquid after heating, to form a package. Module. In the embodiment of the present invention, a mold (not shown) can be prepared first, the circuit substrate 20 on which the electronic component 40 is arranged is placed in the mold, and the mold-sealing resin material 50 is heated and melted into a liquid state and poured into the mold. Waiting in the mold After cooling, the mold sealing resin material 50 is hardened to form a packaging module.
在本發明的實施例中,本發明電路基板20上的絕緣層30與傳統絕緣層的差異在於傳統絕緣層僅避開電接點未塗佈。而本發明的絕緣層除了避開電接點22外,更避開電子元件40的放置位置,因此該些電子元件40的底部沒有絕緣層30,所以電子元件40底部與電路基板20之間會形成有空隙42,當液態封模樹脂材料50覆蓋該電子元件40及電路基板20露出表面時,液態的封模樹脂材料50會流入上述的空隙42中,因此使得電接腳或電接點22上的焊錫45周圍都會被封模樹脂材料50包覆住。 In the embodiment of the present invention, the insulation layer 30 on the circuit substrate 20 of the present invention is different from the conventional insulation layer in that the conventional insulation layer only avoids uncoated electrical contacts. In addition to the electrical contact 22, the insulating layer of the present invention avoids the placement position of the electronic component 40. Therefore, the bottom of the electronic components 40 does not have the insulating layer 30. Therefore, the bottom of the electronic component 40 and the circuit substrate 20 may A gap 42 is formed. When the liquid molding resin material 50 covers the exposed surfaces of the electronic component 40 and the circuit substrate 20, the liquid molding resin material 50 flows into the above-mentioned gap 42, so that the electrical pins or contacts 22 are made. The solder 45 on the upper side is covered by the mold sealing resin material 50.
且本發明與傳統的另一差異在於:該電路基板20上的該些電接點22的焊接面積(PAD)相較於電子元件40電接腳41的焊接面積為小,如第4a及4b圖所示,本發明電路基板20上電接點22的焊接面積(PAD)可以縮小至該些電子元件40的焊接面積約85%~95%之間。如此當灌入封模樹脂材料50進行封裝時,即使因加熱使得焊錫45再度熔融,焊錫45也僅會留在電接點22的焊接面積(PAD)上而不會溢出,再加上電子元件40的底部有空隙41讓封模樹脂材料50流入電子元件40的底部,完全將電接點22及電接腳41上的焊錫45包覆住,因此不會發生焊錫45熔融到處竄流造成短路的情形。 In addition, the present invention is different from the traditional one in that the soldering area (PAD) of the electrical contacts 22 on the circuit substrate 20 is smaller than the soldering area of the electrical pins 41 of the electronic component 40, as shown in sections 4a and 4b. As shown in the figure, the soldering area (PAD) of the electrical contacts 22 on the circuit substrate 20 of the present invention can be reduced to between 85% and 95% of the soldering area of the electronic components 40. In this way, when the molding resin material 50 is filled for packaging, even if the solder 45 is melted again due to heating, the solder 45 will only remain on the soldering area (PAD) of the electrical contact 22 and will not overflow, plus electronic components There is a gap 41 at the bottom of the 40 to allow the molding resin material 50 to flow into the bottom of the electronic component 40. The solder 45 on the electrical contact 22 and the electrical pin 41 is completely covered, so the solder 45 will not melt and flow and cause a short circuit. Situation.
綜上所述,本發明提供一種封模樹脂型封裝結構及其封裝方法,藉由電子元件底部未塗佈絕緣層而形成空隙,以及電接點的焊接面積小於電子元件的焊接面積,可使封模樹脂材料包覆住焊接,而解決傳統封裝過程中溢錫造成短路的缺失,因此本發明迥然不同於習知者的設計,堪能提高整體之使用價值,又其申請前未見於刊物或公開使用,誠已符合發明專利之要件,爰依法提出發明專利申請。 In summary, the present invention provides a mold-sealing resin-type packaging structure and a packaging method thereof. A gap is formed by not coating an insulating layer on the bottom of an electronic component, and the welding area of the electrical contact is smaller than that of the electronic component. The sealing resin material covers the welding and solves the lack of short circuit caused by tin overflow in the traditional packaging process. Therefore, the present invention is quite different from the design of the known person and can improve the overall use value. It has not been seen in publications or publications before its application. Use, since it has met the requirements of the invention patent, the invention patent application is filed according to law.
Claims (23)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW104104925A TWI673799B (en) | 2015-02-13 | 2015-02-13 | A molding structure of molding resin type module and molding method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW104104925A TWI673799B (en) | 2015-02-13 | 2015-02-13 | A molding structure of molding resin type module and molding method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201630083A TW201630083A (en) | 2016-08-16 |
| TWI673799B true TWI673799B (en) | 2019-10-01 |
Family
ID=57182230
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW104104925A TWI673799B (en) | 2015-02-13 | 2015-02-13 | A molding structure of molding resin type module and molding method thereof |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI673799B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW201209941A (en) * | 2010-08-31 | 2012-03-01 | Renesas Electronics Corp | Method of manufacturing semiconductor device |
| TW201230408A (en) * | 2010-11-08 | 2012-07-16 | Bridgelux Inc | LED-based light source utilizing asymmetric conductors |
| TW201351514A (en) * | 2012-06-14 | 2013-12-16 | 鈺橋半導體股份有限公司 | Method for manufacturing recessed substrate with built-in reinforcing layer |
| TW201445615A (en) * | 2013-03-28 | 2014-12-01 | Tokyo Electron Ltd | Method for manufacturing hollow structure |
-
2015
- 2015-02-13 TW TW104104925A patent/TWI673799B/en active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW201209941A (en) * | 2010-08-31 | 2012-03-01 | Renesas Electronics Corp | Method of manufacturing semiconductor device |
| TW201230408A (en) * | 2010-11-08 | 2012-07-16 | Bridgelux Inc | LED-based light source utilizing asymmetric conductors |
| TW201351514A (en) * | 2012-06-14 | 2013-12-16 | 鈺橋半導體股份有限公司 | Method for manufacturing recessed substrate with built-in reinforcing layer |
| TW201445615A (en) * | 2013-03-28 | 2014-12-01 | Tokyo Electron Ltd | Method for manufacturing hollow structure |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201630083A (en) | 2016-08-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7573722B2 (en) | Electronic carrier board applicable to surface mounted technology (SMT) | |
| CN106816416B (en) | Semiconductor embedded hybrid packaging structure and manufacturing method thereof | |
| KR20130021689A (en) | Semiconductor package and method of forming the same | |
| CN102832139B (en) | Flat packaging body without pins around, and packaging method of flat packaging body | |
| CN107154385A (en) | Stacked package structure and manufacturing method thereof | |
| US8115304B1 (en) | Method of implementing a discrete element in an integrated circuit | |
| CN105428251A (en) | Stacked packaging method for semiconductor | |
| CN101360388B (en) | Electrical connection end structure of circuit board and manufacturing method thereof | |
| CN114980552A (en) | Surface mount chip and its dispensing and filling method | |
| US20080093748A1 (en) | Semiconductor package and fabrication process thereof | |
| CN212322992U (en) | Welding structure of packaging substrate, packaging structure and circuit board | |
| CN100534263C (en) | Conductive bump structure of circuit board and manufacturing method thereof | |
| TWI673799B (en) | A molding structure of molding resin type module and molding method thereof | |
| CN205264695U (en) | Embedded package structure based on semiconductor chip packaging body | |
| CN104392940A (en) | Method of forming flip-chip semiconductor encapsulation device | |
| TWI596718B (en) | A circuit module package structure and packaging method thereof | |
| JP5062376B1 (en) | Manufacturing method of electronic component mounting board | |
| JP4018936B2 (en) | Circuit module manufacturing method | |
| TWM503310U (en) | Package structure of sealed resin type module | |
| JP5734736B2 (en) | Power module manufacturing method | |
| CN104981092A (en) | Surface plating and semiconductor package including the surface plating | |
| CN112117252A (en) | Semiconductor device packaging | |
| CN100525589C (en) | Method for forming electric connection end of circuit board | |
| TWI420645B (en) | Method for forming full surface cladding electromagnetic interference shielding layer in semiconductor package | |
| CN113394179B (en) | Electronic component with multilayer carrier structure |