[go: up one dir, main page]

TWI431662B - Method of manufacturing nanowires and the field emission device using the same - Google Patents

Method of manufacturing nanowires and the field emission device using the same Download PDF

Info

Publication number
TWI431662B
TWI431662B TW100101810A TW100101810A TWI431662B TW I431662 B TWI431662 B TW I431662B TW 100101810 A TW100101810 A TW 100101810A TW 100101810 A TW100101810 A TW 100101810A TW I431662 B TWI431662 B TW I431662B
Authority
TW
Taiwan
Prior art keywords
sidewall
seed layer
electrode
substrate
field emission
Prior art date
Application number
TW100101810A
Other languages
Chinese (zh)
Other versions
TW201232602A (en
Inventor
Shui Jinn Wang
Wen I Hsu
Fu Shou Tsai
Wei Chu Hsu
Original Assignee
Univ Nat Cheng Kung
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Nat Cheng Kung filed Critical Univ Nat Cheng Kung
Priority to TW100101810A priority Critical patent/TWI431662B/en
Publication of TW201232602A publication Critical patent/TW201232602A/en
Application granted granted Critical
Publication of TWI431662B publication Critical patent/TWI431662B/en

Links

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)

Description

奈米線之製造方法及使用其製作之場發射元件Manufacturing method of nanowire and field emission element produced using same

本發明係關於一種奈米線之製造方法,以及使用此方法製造之場發射元件。The present invention relates to a method of manufacturing a nanowire, and a field emission element manufactured using the method.

場發射元件由於具有體積小、重量輕,又可以幫助釋放電子束並提高發射之電流量等優點,因此,可廣泛應用於製作高頻高輻射放大器、低雜訊放大器、無線射頻振盪器、發光二極體、太陽能電池、場發射顯示器及各類偵測器。The field emission element has the advantages of small size, light weight, and can help release the electron beam and increase the amount of current emitted. Therefore, it can be widely used in the manufacture of high frequency high radiation amplifiers, low noise amplifiers, wireless RF oscillators, and illumination. Diodes, solar cells, field emission displays and various types of detectors.

目前於場發射元件中,可依場發射源的結構分為垂直式與水平式之場發射元件。垂直式場發射元件一般係以Spindt-type製備為場發射陣列(FEAs),其陰陽極間以絕緣層隔開。垂直式場發射元件一般間隔之距離為60至200 μm,導致垂直式場發射元件必須於真空環境下操作,並且需要較高之操作電壓(≧100 V)才能進行。然而,水平式場發射元件可利用固態半導體製程技術,有效控制並且縮短陰陽極與場發射源之間距,使其具有不須於高真空或高操作電壓之條件下即可操作之優點。因此,場發射元件可應用至高速元件、無線射頻震盪器及各類偵測器之應用,提升場發射元件之利用價值。Currently, in the field emission element, the field emission element can be divided into vertical and horizontal field emission elements according to the structure of the field emission source. Vertical field emission elements are typically fabricated as Field Emission Arrays (FEAs) with Spindt-type, with the anode and cathode separated by an insulating layer. Vertical field emission elements are typically spaced 60 to 200 μm apart, resulting in vertical field emission components that must operate in a vacuum environment and require a higher operating voltage (≧100 V). However, the horizontal field emission element can utilize solid-state semiconductor process technology to effectively control and shorten the distance between the anode and cathode and the field emission source, so that it can operate without high vacuum or high operating voltage. Therefore, field emission components can be applied to high-speed components, wireless RF oscillators and various types of detector applications to enhance the value of field emission components.

然而,傳統奈米線之製造方法,如:金屬有機化學氣相沉積法(MOCVD)、熱蒸鍍法、蒸氣液固體法(VLS)或電鍍電泳沉積法(EPD)等,需使用價格昂貴的催化劑參與反應或製程設備,且製程步驟複雜,致使元件之成本過高,並不符合經濟效應。此外,一般的奈米線之製造方法,需在高溫底下進行,於此種環境下生長奈米線,會導致元件特性受到干擾,增加元件製作的困難度與光電特性。However, conventional nanowire manufacturing methods such as metal organic chemical vapor deposition (MOCVD), thermal evaporation, vapor solids (VLS) or electroplating (EPD) require expensive use. Catalysts participate in the reaction or process equipment, and the process steps are complicated, resulting in high cost of components, which does not meet economic effects. In addition, the general method for manufacturing a nanowire needs to be carried out under high temperature. When the nanowire is grown in such an environment, the characteristics of the element are disturbed, and the difficulty in manufacturing the element and the photoelectric characteristics are increased.

因此,目前亟需發展一種可具有高度選擇性之奈米線製造方法,使其具有良好之場發射特性與穩定性,並且降低其製作成本,以提高場發射元件之應用價值。Therefore, there is an urgent need to develop a highly selective nanowire manufacturing method that has good field emission characteristics and stability, and reduces the manufacturing cost thereof to improve the application value of the field emission element.

本發明之主要目的係在提供一種奈米線之製造方法,俾能整合水熱法與側向成長技術,利用對晶種層進行適當蝕刻,控制奈米線之生長方向,以成長出具有高度選擇性之奈米線。The main object of the present invention is to provide a method for manufacturing a nanowire, which can integrate a hydrothermal method and a lateral growth technique, and appropriately grow the seed layer to control the growth direction of the nanowire to grow to a height. Selective nanowire.

本發明之另一目的係在提供一種奈米線之製造方法,俾能控制尖端對尖端(tip-to-tip)或尖端對板極(tip-to-plate)之間隙,以降低操作電壓並提升場發射元件之光電特性與穩定性。Another object of the present invention is to provide a method of manufacturing a nanowire capable of controlling a tip-to-tip or a tip-to-plate gap to reduce an operating voltage and Improve the photoelectric characteristics and stability of the field emission components.

本發明之又一目的係在提供一種奈米線之製造方法,俾能降低製作奈米線所需之製程溫度,提升場發射元件之光電特性與穩定性。Still another object of the present invention is to provide a method for producing a nanowire which can reduce the process temperature required for making a nanowire and improve the photoelectric characteristics and stability of the field emission element.

本發明之再一目的係在提供一種奈米線之製造方法,俾能製作出具有高度選擇性之水平式奈米線,且兩側奈米線可為相互疊接連結之結構,使其應用至各式偵測器可提升偵測器之靈敏度與操作速度。A further object of the present invention is to provide a method for manufacturing a nanowire, which can produce a horizontal nanowire with high selectivity, and the two sides of the nanowire can be stacked and connected to each other for application. Various detectors can increase the sensitivity and operating speed of the detector.

為達成上述目的,本發明提供一種奈米線之製造方法,係包括下列步驟:(A)提供一基板;(B)形成一第一晶種層於此基板上,且此第一晶種層具有一第一側壁;(C)形成一第一電極於此第一晶種層上,其中此第一電極係具有一第二側壁且完全覆蓋此第一晶種層;(D)蝕刻此第一晶種層,使第一電極之第二側壁凸出於第一晶種層之第一側壁;以及(E)形成複數第一奈米線,且這些第一奈米線係延伸自第一晶種層之第一側壁。In order to achieve the above object, the present invention provides a method for manufacturing a nanowire, comprising the steps of: (A) providing a substrate; (B) forming a first seed layer on the substrate, and the first seed layer Having a first sidewall; (C) forming a first electrode on the first seed layer, wherein the first electrode has a second sidewall and completely covering the first seed layer; (D) etching the first a seed layer such that a second sidewall of the first electrode protrudes from the first sidewall of the first seed layer; and (E) forms a plurality of first nanowires, and the first nanowires extend from the first The first side wall of the seed layer.

此外,本發明亦提供一種場發射元件,包括:一基板;以及一陰極區設置於基板上,此陰極區係包括:一第一晶種層,係設置於此基板上,且具有一第一側壁;一第一電極,係設置於此第一晶種層上且完全覆蓋此第一晶種層,且此第一電極之第二側壁係凸出於此第一晶種層之第一側壁;以及複數第一奈米線係延伸自第一晶種層之第一側壁。In addition, the present invention also provides a field emission device comprising: a substrate; and a cathode region disposed on the substrate, the cathode region comprising: a first seed layer disposed on the substrate and having a first a first electrode disposed on the first seed layer and completely covering the first seed layer, and the second sidewall of the first electrode protrudes from the first sidewall of the first seed layer And a plurality of first nanowires extending from the first sidewall of the first seed layer.

於本發明之奈米線之製造方法中,可更包括一步驟(A’):形成一絕緣層於基板上。據此,本發明之場發射元件,可更包括一絕緣層,係設置於基板上,且絕緣層係位於基板與陰極區間。其中,本發明利用黃光微影技術,於基板上之絕緣層或玻璃基板上定義成長奈米線的範圍,並且利用電子蒸鍍機依序沉積晶種層與電極,接著使用蝕刻液蝕刻晶種層,使晶種層產生適當蝕刻,提供形成具有高度選擇性之水平式奈米線。In the method of fabricating the nanowire of the present invention, a step (A') may be further included: forming an insulating layer on the substrate. Accordingly, the field emission device of the present invention may further include an insulating layer disposed on the substrate, and the insulating layer is located between the substrate and the cathode. Wherein, the present invention utilizes a yellow lithography technique to define a range of grown nanowires on an insulating layer or a glass substrate on a substrate, and sequentially deposits a seed layer and an electrode by an electron evaporation machine, and then etches the seed layer using an etching solution. The seed layer is suitably etched to provide a horizontal nanowire with high selectivity.

本發明中可使用任一材質作為基板,較佳為矽基板、玻璃基板、石英基板、半導體基板、金屬基板或塑膠基板作為基板,更佳為使用矽基板與玻璃基板。當使用之基板為導電性基板時,較佳為先利用電漿增強化學氣相沉積(PECVD)製備厚度約300至500 nm之二氧化矽或氮化矽之絕緣層;當使用之基板為矽基板時,較佳為形成一二氧化矽絕緣層,其二氧化矽絕緣層之厚度可為300至600 nm,較佳為450至550nm。於沉積晶種層與電極時,可使用任一常用之沉積方法進行沉積,較佳為使用DC/RF濺鍍或蒸鍍方法。沉積晶種層之材料可為鋅鋁氧化物(AZO)、銦鋅氧化物(IZO)、鎵鋅氧化物(GZO)、或鋅氧化物(ZnO),較佳為鋅鋁氧化物(AZO)或鋅氧化物(ZnO),更佳為鋅鋁氧化物(AZO)。電極之材料可為鉑、鎢、鎳、鋅、金、錫、鎵或其他可抑制奈米線成長之金屬,較佳為鉑或鎢,更佳為鉑。其中,晶種層之厚度較佳為90至500 nm,更佳為90至200 nm,最佳為90至120 nm;而電極之厚度較佳為50至150 nm,更佳為50至100 nm。In the present invention, any material may be used as the substrate, and a tantalum substrate, a glass substrate, a quartz substrate, a semiconductor substrate, a metal substrate or a plastic substrate is preferably used as the substrate, and a tantalum substrate and a glass substrate are more preferably used. When the substrate used is a conductive substrate, it is preferred to first prepare an insulating layer of ceria or tantalum nitride having a thickness of about 300 to 500 nm by plasma enhanced chemical vapor deposition (PECVD); In the case of a substrate, a germanium dioxide insulating layer is preferably formed, and the thickness of the ceria insulating layer may be 300 to 600 nm, preferably 450 to 550 nm. When depositing the seed layer and the electrode, it can be deposited using any conventional deposition method, preferably using a DC/RF sputtering or evaporation method. The material for depositing the seed layer may be zinc aluminum oxide (AZO), indium zinc oxide (IZO), gallium zinc oxide (GZO), or zinc oxide (ZnO), preferably zinc aluminum oxide (AZO). Or zinc oxide (ZnO), more preferably zinc aluminum oxide (AZO). The material of the electrode may be platinum, tungsten, nickel, zinc, gold, tin, gallium or other metal which inhibits the growth of the nanowire, preferably platinum or tungsten, more preferably platinum. Wherein, the thickness of the seed layer is preferably from 90 to 500 nm, more preferably from 90 to 200 nm, most preferably from 90 to 120 nm; and the thickness of the electrode is preferably from 50 to 150 nm, more preferably from 50 to 100 nm. .

本發明另使用蝕刻液對晶種層進行適當蝕刻,其蝕刻液可為磷酸、鹽酸或其混合溶液,較佳為稀釋之磷酸溶液。蝕刻之深度為10至200 nm,較佳為10至100nm。經過適當蝕刻之晶種層,可使電極上完全覆蓋有晶種層,且電極之側壁係凸出於晶種層之側壁,此一具有電極之側壁凸出之結構,可提供水平方向奈米線成長之晶核,並且同時有效抑制奈米線於垂直方向之成長。因此,經由此一電極之側壁凸出於晶種層之側壁之結構,即可形成具有高度選擇性之水平式奈米線。因此,本發明可以簡易之製程步驟,不需使用昂貴的磊晶或長晶設備與製程,即可製得具有高度選擇性之水平式奈米線,縮短製程所需之時間,進而節省成本,提升製作奈米線之競爭力。In the present invention, the seed layer is appropriately etched using an etching solution, and the etching solution may be phosphoric acid, hydrochloric acid or a mixed solution thereof, preferably a diluted phosphoric acid solution. The etching depth is 10 to 200 nm, preferably 10 to 100 nm. After proper etching of the seed layer, the electrode layer can be completely covered with the seed layer, and the sidewall of the electrode protrudes from the sidewall of the seed layer. The structure with the sidewall of the electrode protrudes to provide horizontal nanometer. The crystal nucleus of the line grows, and at the same time effectively inhibits the growth of the nanowire in the vertical direction. Therefore, a horizontal nanowire having a high selectivity can be formed by the structure in which the side wall of the electrode protrudes from the side wall of the seed layer. Therefore, the present invention can be easily processed, and a highly selective horizontal nanowire can be obtained without using expensive epitaxial or long crystal equipment and processes, thereby shortening the time required for the process and thereby saving costs. Improve the competitiveness of making nanowires.

本發明結合水熱法與電極之側壁係凸出於晶種層之側壁之一結構,使奈米線之製造可於較低溫之環境下製備,使用硝酸鋅(Zinc Nitrate)環六次甲基四胺(HMT,hexamethylenetetramine)之混合溶液,成長複數條具有高度選擇性之水平式氧化鋅(ZnO)奈米線。本發明之奈米線之製備方法不需昂貴的觸媒參與反應,可節省製程中耗費之成本,並且可大量應用於製作大面積的光電元件。其成長之奈米線材料可為ZnO、TiO2 、或SnO2 ,較佳為ZnO。水熱法之成長溫度可為60至90℃,較佳為75至90℃,更佳為80至85℃。水熱法之成長時間可為30至400 min,較佳為60至300 min,更佳為120至200 min,再更佳為150至180 min。相較於傳統的製程方法,本發明之中奈米線之製造方法,可提供較簡易之製程步驟與,並且於較低溫(低於90℃)之環境下製備,可維持場發射元件之光電性能與電流穩定性。The invention combines hydrothermal method and the side wall of the electrode to protrude from one side wall of the seed layer, so that the manufacture of the nanowire can be prepared in a lower temperature environment, using zinc nitrate (Zinc Nitrate) cyclohexamethylene. A mixed solution of tetraamine (HMT, hexamethylenetetramine), which grows a plurality of highly selective horizontal zinc oxide (ZnO) nanowires. The preparation method of the nanowire of the invention does not require an expensive catalyst to participate in the reaction, can save the cost in the process, and can be widely applied to fabricate a large-area photovoltaic element. The grown nanowire material may be ZnO, TiO 2 , or SnO 2 , preferably ZnO. The hydrothermal method may have a growth temperature of 60 to 90 ° C, preferably 75 to 90 ° C, more preferably 80 to 85 ° C. The growth time of the hydrothermal method may be from 30 to 400 min, preferably from 60 to 300 min, more preferably from 120 to 200 min, still more preferably from 150 to 180 min. Compared with the conventional process method, the manufacturing method of the nanowire in the invention can provide a relatively simple process step and can be prepared in a lower temperature (less than 90 ° C) environment to maintain the photoelectricity of the field emission element. Performance and current stability.

本發明可應用至製備具有高選擇性之水平式奈米線之尖端對尖端與尖端對板極之場發射元件。水平式奈米線之尖端對尖端之場發射元件,係包括一基板與一陰極區,更包括一陽極區,係設置於基板上,此陽極區係包括:一第二晶種層,係設置於基板上,此第二晶種層具有一第三側壁,且第三側壁係對應於第一晶種層之第一側壁;一第二電極,係設置於此第二晶種層上且完全覆蓋第二晶種層,第二電極之此第四側壁係凸出於此第二晶種層之第三側壁,且此第二電極之第四側壁係對應於第一電極之第二側壁側壁;以及複數第二奈米線,係延伸自第二晶種層之第三側壁,且第二奈米線之尖端係對應於延伸自第一晶種層之第一側壁之第一奈米線之尖端。於此,可控制尖端對尖端之間距(LG )約為5 nm至10 μm(較佳為5 nm至5 μm),形成奈米線長度約為3至4 μm,線密度約為3至5 μm-1 ,較佳為奈米線之平均線徑與長度為100 nm與3.5 μm。此外,亦可控制水熱法之成長條件,形成第一奈米線之尖端與第二奈米線之尖端為相互疊接之結構,製得線徑與長度分別約為150 nm及5至8 μm之氧化鋅奈米線。The present invention is applicable to the preparation of a tip-to-tip and tip-to-plate field emission element of a horizontal nanowire having high selectivity. The tip-to-tip field emission element of the horizontal nanowire includes a substrate and a cathode region, and further includes an anode region disposed on the substrate, the anode region comprising: a second seed layer, the system is disposed On the substrate, the second seed layer has a third sidewall, and the third sidewall corresponds to the first sidewall of the first seed layer; a second electrode is disposed on the second seed layer and completely Covering the second seed layer, the fourth sidewall of the second electrode protrudes from the third sidewall of the second seed layer, and the fourth sidewall of the second electrode corresponds to the sidewall of the second sidewall of the first electrode And a plurality of second nanowires extending from a third sidewall of the second seed layer, and a tip of the second nanowire corresponding to the first nanowire extending from the first sidewall of the first seed layer The tip. Here, the tip-to-tip distance (L G ) can be controlled to be about 5 nm to 10 μm (preferably 5 nm to 5 μm), and the nanowire length is about 3 to 4 μm, and the linear density is about 3 to 5 μm -1 , preferably the average diameter and length of the nanowires are 100 nm and 3.5 μm. In addition, the growth condition of the hydrothermal method can be controlled to form a structure in which the tip of the first nanowire and the tip of the second nanowire are overlapped with each other, and the diameter and length are about 150 nm and 5 to 8 respectively. Mm of zinc oxide nanowire.

此外,於製造水平式奈米線之尖端對板極之場發射元件時,僅形成一第一晶種層於基板或絕緣層上,之後再形成第一電極與第二電極,第一電極係形成於第一晶種層上,且第二電極係形成於基板或絕緣層上,經過適當蝕刻後以此結構成長奈米線,製得具有高度選擇性水平式奈米線之尖端對板極之場發射元件。據此,水平式奈米線之尖端對板極之場發射元件,係包括相同之一基板與一陰極區,更包括一陽極區,係設置於此基板上,其陽極區係包括:一第二電極,係設置於基板上,此第二電極具有一第四側壁,且此第四側壁係對應於第一晶種層之第一側壁。其中,本發明奈米線之製造方法,可控制奈米線與電極之側壁間之距離為介於5 nm至5 μm之間。In addition, in the manufacture of the field-emitting element of the tip-to-plate of the horizontal nanowire, only a first seed layer is formed on the substrate or the insulating layer, and then the first electrode and the second electrode are formed, the first electrode system Formed on the first seed layer, and the second electrode is formed on the substrate or the insulating layer, and after proper etching, the nanowire is grown by using the structure to obtain a tip-to-plate with a highly selective horizontal nanowire. Field emission component. Accordingly, the field-emitting element of the tip-to-plate of the horizontal nanowire includes the same substrate and a cathode region, and further includes an anode region disposed on the substrate, and the anode region includes: The second electrode is disposed on the substrate, the second electrode has a fourth sidewall, and the fourth sidewall corresponds to the first sidewall of the first seed layer. Wherein, the method for manufacturing the nanowire of the present invention can control the distance between the nanowire and the sidewall of the electrode to be between 5 nm and 5 μm.

由於晶種層之厚度與成長之奈米線呈正比,其成長之奈米線密度會隨著晶種層之厚度而增加。再者,電極之厚度亦會影響奈米線成長之選擇性。因此透過控制成長時間、成長溫度、水溶液溫度及其他水熱法成長奈米線之條件,可製備不同大小、長度與密度之奈米線。水熱法成長氧化鋅奈米線於水平與垂直方向之成長速率均為1.1至1.3 μm/hr。使用本發明奈米線之製備方法,成長奈米線之時間拉長時,會影響奈米線尖端對尖端之距離,使兩側奈米線之長度相加可大於兩電極間之間距(LM ),亦即兩側奈米線彼此相互疊接連結,以此縮短奈米線尖端對尖端之間距(LG )。此一奈米線彼此相互疊接連結之結構,奈米線尖端對尖端之間距趨於0時,藉由一維奈米線之量子效應,可有效提升元件之光電效能,使其應用至製作電子元件與偵測元件上,如光偵測器(紫外光偵測器)、氣體偵測器、壓力偵測器、發光二極體與太陽能電池等,可增強偵測器之靈敏度與操作速度。Since the thickness of the seed layer is proportional to the growing nanowire, the density of the grown nanowire increases with the thickness of the seed layer. Furthermore, the thickness of the electrode also affects the selectivity of the nanowire growth. Therefore, nanowires of different sizes, lengths, and densities can be prepared by controlling growth time, growth temperature, aqueous solution temperature, and other conditions of hydrothermal growth of nanowires. The growth rate of the hydrothermal growth zinc oxide nanowires in the horizontal and vertical directions is 1.1 to 1.3 μm/hr. By using the preparation method of the nanowire of the invention, when the time of growing the nanowire is elongated, the distance between the tip of the nanowire and the tip is affected, and the length of the nanowires on both sides can be increased by more than the distance between the two electrodes (L). M ), that is, the two sides of the nanowires are connected to each other, thereby shortening the tip-to-tip distance (L G ) of the nanowire. The structure in which the nanowires are overlapped with each other, and when the distance between the tip of the nanowire and the tip tends to be zero, the quantum effect of the one-dimensional nanowire can effectively improve the photoelectric performance of the component and apply it to the fabrication. Electronic components and detection components, such as photodetectors (ultraviolet light detectors), gas detectors, pressure detectors, light-emitting diodes and solar cells, can enhance the sensitivity and operating speed of the detector .

本發明提供一種奈米線之製造方法,可於較低之製程溫度與低操作電壓下進行,並且同時簡化製程步驟與降低成本,形成具有高度選擇性之水平式奈米線,使其場發射元件之穩定性與可靠性提高;此外,透過控制水熱法形成水平式奈米線之成長條件,如:成長時間、成長溫度、水溶液溫度及其他水熱法成長奈米線之條件,可調控水平式奈米線之長度與尖端對尖端或尖端對板極之間隙,使本發明所製備之水平式奈米線具有較高單位表面積比與較小的陰陽極間距(小於5 μm),可擁有較佳之場發射特性,有效降低啟動電壓使其小於或等於10V,亦能同時確保元件之光電性能,並使其具有良好的場發射電流穩定性,並且提升元件之場發射能力。因此,本發明可提供較佳之水平式奈米線之製造方法,以提升場發射元件於光電產業、微電子產業及奈米產業之競爭力。The invention provides a method for manufacturing a nanowire, which can be carried out at a lower process temperature and a low operating voltage, and at the same time, simplifies the process steps and reduces the cost, and forms a horizontal nanowire with high selectivity to cause field emission. The stability and reliability of the components are improved. In addition, the growth conditions of the horizontal nanowires can be controlled by hydrothermal method, such as growth time, growth temperature, aqueous solution temperature and other conditions of hydrothermal growth of the nanowire. The length of the horizontal nanowire and the tip-to-tip or tip-to-plate gap enable the horizontal nanowire prepared by the present invention to have a higher unit surface area ratio and a smaller cathode-anode spacing (less than 5 μm). With better field emission characteristics, effectively reducing the starting voltage to less than or equal to 10V, it can also ensure the photoelectric performance of the component, and it has good field emission current stability and enhances the field emission capability of the component. Therefore, the present invention can provide a method for manufacturing a preferred horizontal nanowire to enhance the competitiveness of the field emission device in the photovoltaic industry, the microelectronics industry, and the nanotechnology industry.

<第一實施例><First Embodiment>

請參閱圖1A至圖1E,係本發明第一實施例中水平式氧化鋅(ZnO)奈米線尖端對尖端結構場發射元件之製造方法流程圖,其製造方法包括下列步驟:首先,如圖1A所示,將一矽基板11先以去離子水洗滌5分鐘,之後陸續於硫酸與過氧化氫之混合溶液(H2 SO4 :H2 O2 =3:1)浸泡10分鐘,接著於氫氟酸混合溶液(HF:H2 O=1:100)浸泡20秒,再於氫氧化銨與過氧化氫之混合溶液(NH4 OH:H2 O2 :H2 O=:1:5)浸泡10分鐘,之後於鹽酸與過氧化氫之混合溶液(HCl:H2 O2 :H2 O=1:1:6)浸泡10分鐘,最後於氫氟酸混合溶液(HF:H2 O=1:100)浸泡約15-20秒。浸泡上述每一種混合溶液後皆使用去離子水洗滌5分鐘,再將基板11浸泡於另一混合溶液中,完成浸泡洗滌之步驟。最後用氮氣吹乾以得到一乾淨之矽基板11。之後,於基板11上再形成一絕緣層12。將此乾淨之矽基板11置於高溫爐管中心,於成長溫度為900℃並通有水氣之環境下,持續2小時以成長二氧化矽絕緣層12。於本實施例中,以此形成厚度為500nm的二氧化矽絕緣層12於矽基板11。1A to FIG. 1E are flowcharts showing a method for manufacturing a horizontal zinc oxide (ZnO) nanowire tip-to-tip structure field emission element according to a first embodiment of the present invention, and the manufacturing method thereof comprises the following steps: First, as shown in FIG. As shown in FIG. 1A, a substrate 11 was first washed with deionized water for 5 minutes, and then immersed in a mixed solution of sulfuric acid and hydrogen peroxide (H 2 SO 4 :H 2 O 2 =3:1) for 10 minutes, followed by Soaked in a hydrofluoric acid mixed solution (HF: H 2 O = 1:100) for 20 seconds, and then mixed with ammonium hydroxide and hydrogen peroxide (NH 4 OH: H 2 O 2 : H 2 O = :1:5) Soak for 10 minutes, then soak for 10 minutes in a mixed solution of hydrochloric acid and hydrogen peroxide (HCl: H 2 O 2 : H 2 O = 1:1:6), and finally in a hydrofluoric acid mixed solution (HF :H 2 O=1:100) Soak for about 15-20 seconds. After soaking each of the above mixed solutions, the cells were washed with deionized water for 5 minutes, and then the substrate 11 was immersed in another mixed solution to complete the step of soaking and washing. Finally, it was blown dry with nitrogen to obtain a clean crucible substrate 11. Thereafter, an insulating layer 12 is further formed on the substrate 11. The clean crucible substrate 11 was placed in the center of a high-temperature furnace tube, and the cerium oxide insulating layer 12 was grown for 2 hours at a growth temperature of 900 ° C and a water vapor atmosphere. In the present embodiment, a ceria insulating layer 12 having a thickness of 500 nm is formed on the germanium substrate 11.

接著,沉積一鋅鋁氧化物(AZO)晶種層於絕緣層12上,並且利用黃光微影技術定義此晶種層之位置(如圖1B所示)。更詳細而言,係利用DC/RF濺鍍系統或蒸鍍系統,於功率90W、壓力7.6x10-3 、氬氣流量24 sccm及沉積速率0.4/sec之沉積條件下沉積鋅鋁氧化物。之後,利用黃光微影技術定義陽極與陰極之間距(LM ),形成一第一晶種層131與一第二晶種層132於矽基板11上(如圖1B所示)。於此,陽極與陰極之間距(LM ),係作為後續奈米線的成長空間。於本實施例中,形成鋅鋁氧化物(AZO)晶種層之厚度為90 nm。陽極與陰極之間距(LM )可控制為3 μm以上,於本實施例中,係將陽極與陰極之間距控制約為8 μm。Next, a zinc aluminum oxide (AZO) seed layer is deposited on the insulating layer 12, and the position of the seed layer is defined by yellow lithography (as shown in FIG. 1B). In more detail, the DC/RF sputtering system or the evaporation system is used at a power of 90 W, a pressure of 7.6 x 10 -3 , an argon flow rate of 24 sccm, and a deposition rate of 0.4. Zinc aluminum oxide is deposited under the deposition conditions of /sec. Thereafter, the anode-to-cathode distance (L M ) is defined by the yellow lithography technique to form a first seed layer 131 and a second seed layer 132 on the ruthenium substrate 11 (as shown in FIG. 1B ). Here, the distance between the anode and the cathode (L M ) serves as a growth space for the subsequent nanowire. In this embodiment, the zinc aluminum oxide (AZO) seed layer is formed to have a thickness of 90 nm. The distance between the anode and the cathode (L M ) can be controlled to be 3 μm or more. In the present embodiment, the distance between the anode and the cathode is controlled to be about 8 μm.

之後,再沉積一電極薄膜於上述之鋅鋁氧化物(AZO)晶種層上(如圖1C所示)。同樣利用DC/RF濺鍍系統或蒸鍍系統,於功率90W、壓力5x10-3 、氬氣流量30 sccm及沉積速率0.4/sec之沉積條件下,分別形成一第一電極141薄膜及第二電極142薄膜,且這兩個電極薄膜為為完全覆蓋於第一晶種層131及第二晶種層132的表面上。本實施例中,電極薄膜之厚度為100 nm。Thereafter, an electrode film is deposited on the above-mentioned zinc aluminum oxide (AZO) seed layer (as shown in FIG. 1C). Also use DC / RF sputtering system or evaporation system, power 90W, pressure 5x10 -3 , argon flow rate 30 sccm and deposition rate 0.4 Under the deposition condition of /sec, a film of the first electrode 141 and a film of the second electrode 142 are respectively formed, and the two electrode films are completely covered on the surfaces of the first seed layer 131 and the second seed layer 132. In this embodiment, the thickness of the electrode film is 100 nm.

然後,再使用稀釋磷酸溶液,對第一晶種層131之第一側壁1311及第二晶種層132之第三側壁1411進行適當的縱向蝕刻。先以磷酸混合溶液(H3 PO4 :H2 O=1:100)浸泡10秒鐘後,再使用去離子水洗滌5秒鐘,接著以氮氣吹乾。於此,兩晶種層皆進行適當的縱向蝕刻。於本實施例中,縱向蝕刻之深度為100 nm。利用蝕刻之步驟,使兩電極層之第二側壁1321及第四側壁1421分別凸出於兩晶種層之第一側壁1311及第三側壁1411,如圖1D所示。以此種結構提供成長具有極高水平方向之奈米線,並同時抑制成長垂直方向之奈米線。Then, the first sidewall 1311 of the first seed layer 131 and the third sidewall 1411 of the second seed layer 132 are appropriately longitudinally etched using the diluted phosphoric acid solution. After soaking for 10 seconds with a phosphoric acid mixed solution (H 3 PO 4 :H 2 O = 1:100), it was washed with deionized water for 5 seconds, followed by blowing with nitrogen. Here, both seed layers are subjected to appropriate longitudinal etching. In this embodiment, the depth of the longitudinal etching is 100 nm. The second sidewall 1321 and the fourth sidewall 1421 of the two electrode layers are respectively protruded from the first sidewall 1311 and the third sidewall 1411 of the two seed layers by using an etching step, as shown in FIG. 1D. With this structure, it is possible to provide a nanowire which grows in a very high horizontal direction while suppressing the growth of the nanowire in the vertical direction.

最後,利用水熱法(hydro-thermal growth)成長垂直於晶種層側壁之氧化鋅(ZnO)奈米線15。將2 g硝酸鋅(Zinc Nitrate)與2 g環六次甲基四胺(HMT,hexamethylenetetramine)溶於800 ml的去離子水,以製成混合溶液。之後,於本實施例中,係將基板11置於恆溫約85℃之密閉容器中,靜置180分鐘,製得直徑與長度分別為40至100 nm及1至4 μm之氧化鋅奈米線15,形成水平式氧化鋅(ZnO)奈米線15尖端對尖端結構場發射元件(如圖1E所示)。Finally, a zinc oxide (ZnO) nanowire 15 perpendicular to the sidewall of the seed layer is grown by hydro-thermal growth. 2 g of zinc nitrate (Zinc Nitrate) and 2 g of hexamethylenetetramine (HMT, hexamethylenetetramine) were dissolved in 800 ml of deionized water to prepare a mixed solution. Thereafter, in the present embodiment, the substrate 11 is placed in a closed container at a constant temperature of about 85 ° C, and allowed to stand for 180 minutes to obtain a zinc oxide nanowire having a diameter and a length of 40 to 100 nm and 1 to 4 μm, respectively. 15. Form a horizontal zinc oxide (ZnO) nanowire 15 tip-to-tip structure field emission element (as shown in Figure 1E).

本發明第一實施例製成奈米線15尖端對尖端之場發射元件結構(如圖1E所示),其結構包括:基板11、絕緣層12、陰極區以及陽極區。其中,基板係設置於場發射元件結構中最下方,於基板上設有一絕緣層12,絕緣層上再設有一陰極區與一陽極區。此陰極區係包括有一第一晶種層131設置於陰極區中最下方,以及一第一電極141係設置於第一晶種層131之上方。其第一電極141係具有一第三側壁1411;且第一電極141係設置於第一晶種層131上並且完全覆蓋第一晶種層131。此外,第一電極141之第三側壁1411係凸出於第一晶種層131之第一側壁1311。此陰極區更包括有複數第一奈米線15,其奈米線15係延伸自第一晶種層131之第一側壁1311。如同陰極區之結構,此陽極區係包括有一第二晶種層132設置於陽極區中最下方,以及一第二電極142係設置於第二晶種層132之上方,其第二電極142係具有一第四側壁1421,且第二電極142係設置於第二晶種層132上並且完全覆蓋第二晶種層132。此外,第二電極142之第四側壁1421係凸出於第二晶種層132之第二側壁1321。此陽極區更包括有複數第二奈米線15,其奈米線15係延伸自第二晶種層132之第二側壁1321。於此,第二奈米線之尖端151係對應於延伸自第一側壁1311之第一奈米線之尖端151。The first embodiment of the present invention is constructed as a tip-to-tip field emission element structure of a nanowire 15 (as shown in FIG. 1E), and its structure includes a substrate 11, an insulating layer 12, a cathode region, and an anode region. The substrate is disposed at the bottom of the field emission device structure, and an insulating layer 12 is disposed on the substrate, and a cathode region and an anode region are further disposed on the insulating layer. The cathode region includes a first seed layer 131 disposed at a lowermost portion of the cathode region, and a first electrode 141 disposed above the first seed layer 131. The first electrode 141 has a third sidewall 1411; and the first electrode 141 is disposed on the first seed layer 131 and completely covers the first seed layer 131. In addition, the third sidewall 1411 of the first electrode 141 protrudes from the first sidewall 1311 of the first seed layer 131. The cathode region further includes a plurality of first nanowires 15 having a nanowire 15 extending from the first sidewall 1311 of the first seed layer 131. As in the structure of the cathode region, the anode region includes a second seed layer 132 disposed at the bottom of the anode region, and a second electrode 142 is disposed above the second seed layer 132, and the second electrode 142 is There is a fourth sidewall 1421, and the second electrode 142 is disposed on the second seed layer 132 and completely covers the second seed layer 132. In addition, the fourth sidewall 1421 of the second electrode 142 protrudes from the second sidewall 1321 of the second seed layer 132. The anode region further includes a plurality of second nanowires 15 having a nanowire 15 extending from the second sidewall 1321 of the second seed layer 132. Here, the tip end 151 of the second nanowire corresponds to the tip end 151 of the first nanowire extending from the first side wall 1311.

依本發明之製造方法製得之水平式氧化鋅(ZnO)奈米線,亦透過能量散射光譜(EDS,energy dispersive spectrum)與晶格繞射進行材料分析鑑定。根據能量散射光譜顯示本發明所製備之奈米線確實為氧化鋅所組成;此外,於晶格繞射分析結果顯示製備之水平式氧化鋅(ZnO)奈米線,其主要晶格方向為ZnO(0002)與ZnO(103),顯示本發明實施例所製備之水平式氧化鋅(ZnO)奈米線具有良好之晶體結構,搭配穿透式電子顯微鏡圖(TEM)顯示水平式氧化鋅(ZnO)奈米線係為纖鋅礦(wurtzite)晶體結構。The horizontal zinc oxide (ZnO) nanowire prepared by the manufacturing method of the present invention is also identified by energy dispersive spectrum (EDS) and lattice diffraction. According to the energy scattering spectrum, the nanowire prepared by the invention is composed of zinc oxide; in addition, the results of lattice diffraction analysis show that the prepared horizontal zinc oxide (ZnO) nanowire has a main lattice orientation of ZnO. (0002) and ZnO (10) 3), showing that the horizontal zinc oxide (ZnO) nanowire prepared by the embodiment of the present invention has a good crystal structure, and the horizontal electron zinc oxide (ZnO) nanowire system is shown by a transmission electron microscope (TEM). Wurtzite crystal structure.

如圖1E所示,以第一實施例之方法所形成的尖端對尖端之水平式氧化鋅(ZnO)奈米線,其水平式尖端對尖端之氧化鋅(ZnO)奈米線15之線徑約為100 nm。可將氧化鋅(ZnO)奈米線15尖端對尖端之間距縮小至≦5 μm,其奈米線15具有較高單位表面積比(surface-to-volume ratio)。以水熱法及側向成長技術成長氧化鋅(ZnO)奈米線15結構於長寬比、選區性、均勻度或密度皆可較容易獲得控制。本實施例中兩電極間之間距(LM )為8 μm時,製得水平式氧化鋅(ZnO)奈米線15之長度為3.0至4.0 μm,線密度約為3至5 μm-1 ,形成之奈米線15尖端對尖端之間距(LG )為1.2 μm。As shown in FIG. 1E, the tip-to-tip horizontal zinc oxide (ZnO) nanowire formed by the method of the first embodiment has a horizontal tip to the tip of the zinc oxide (ZnO) nanowire 15 It is about 100 nm. The tip of the zinc oxide (ZnO) nanowire 15 can be reduced to ≦5 μm from the tip, and the nanowire 15 has a higher surface-to-volume ratio. The structure of zinc oxide (ZnO) nanowires 15 grown by hydrothermal method and lateral growth technique can be easily controlled in terms of aspect ratio, selection, uniformity or density. In the present embodiment, when the distance between the two electrodes (L M ) is 8 μm, the length of the horizontal zinc oxide (ZnO) nanowire 15 is 3.0 to 4.0 μm, and the linear density is about 3 to 5 μm -1 . The tip of the formed nanowire 15 has a tip-to-tip distance (L G ) of 1.2 μm.

<第二實施例><Second embodiment>

請參閱圖2A至圖2E,係本發明第二實施例中水平式氧化鋅(ZnO)奈米線尖端對板極結構場發射元件之製造方法流程圖。本發明第二實施例之製程條件與方法皆與第一實施例所述之製程條件與方法相同,其製程步驟亦類似如同第一實施例所述,不同之處是在一絕緣層形成後,僅形成一第一晶種層131於絕緣層12之表面(如圖2B所示);因此,之後係分別形成一第一電極141於第一晶種層131上,以及一第二電極142於絕緣層12上(如圖2C所示)。之後,再單獨對第一晶種層131之第一側壁1311進行蝕刻(如圖2D所示)。於此,第一晶種層131與第二電極142之間距可控制為5 nm至5 μm,製得水平式尖端對板極之奈米線長度約為3至4 μm,線密度約為3至5 μm-1 ;奈米線之平均線徑與長度為100 nm與3.5 μm。最後,如圖2E所示,經過水熱法成長水平式奈米線15,以此製成水平成氧化鋅(ZnO)奈米線尖端對板極結構場發射元件。2A to 2E are flow charts showing a method for manufacturing a horizontal zinc oxide (ZnO) nanowire tip-to-plate structure field emission device in a second embodiment of the present invention. The process conditions and methods of the second embodiment of the present invention are the same as the process conditions and methods described in the first embodiment, and the process steps are similar to those described in the first embodiment, except that after an insulating layer is formed, Only a first seed layer 131 is formed on the surface of the insulating layer 12 (as shown in FIG. 2B); therefore, a first electrode 141 is formed on the first seed layer 131, and a second electrode 142 is formed thereon. On the insulating layer 12 (as shown in Figure 2C). Thereafter, the first sidewall 1311 of the first seed layer 131 is separately etched (as shown in FIG. 2D). Here, the distance between the first seed layer 131 and the second electrode 142 can be controlled to be 5 nm to 5 μm, and the length of the horizontal tip-to-plate nanowire is about 3 to 4 μm, and the linear density is about 3. Up to 5 μm -1 ; the average diameter and length of the nanowires are 100 nm and 3.5 μm. Finally, as shown in Fig. 2E, the horizontal nanowire 15 is grown by hydrothermal method to prepare a horizontally-formed zinc oxide (ZnO) nanowire tip-to-plate structure field emission element.

據此,本發明第二實施例製得之尖端對板極之場發射元件結構,其基板11、絕緣層12以及一陰極區之結構係如同本發明第一實施例中之結構。其不同之處在於,絕緣層12上之陽極區,此陽極區僅包含有一第二電極142,其第二電極142之第四側壁1421係對應於複數第一奈米線15,其複數第一奈米線15係延伸自第一晶種層131之第一側壁1311(如圖2E所示)。Accordingly, the tip-to-plate field emission element structure of the second embodiment of the present invention has the structure of the substrate 11, the insulating layer 12 and a cathode region as in the first embodiment of the present invention. The difference is that the anode region on the insulating layer 12 includes only a second electrode 142, and the fourth sidewall 1421 of the second electrode 142 corresponds to the plurality of first nanowires 15, which are plural first. The nanowire 15 extends from the first sidewall 1311 of the first seed layer 131 (as shown in Figure 2E).

<第三實施例><Third embodiment>

如圖3所示,係本發明第三實施例之尖端對尖端之氧化鋅(ZnO)奈米線之結構圖。本實施例之製作方法係與時第一實施例相似,除了具有下述不同點。As shown in Fig. 3, it is a structural diagram of a tip-to-tip zinc oxide (ZnO) nanowire according to a third embodiment of the present invention. The manufacturing method of this embodiment is similar to the first embodiment except that it has the following differences.

將基板11置於恆溫約85℃下,持續靜置300-360分鐘,藉由拉長水熱法之成長時間,可使兩側之水平式奈米線15長度大於兩電極間之間距(LM ),當陽極與陰極之間距為8至10 μm時,其水平式奈米線之長度為5至8 μm,亦即兩側奈米線15彼此相互疊接連結,並以此縮短奈米線15尖端對尖端之間距(LG )至1.2 μm。本發明奈米線之製造方法可應用至偵測元件之製作,並且提升其元件之偵測能力。The substrate 11 is placed at a constant temperature of about 85 ° C and continuously allowed to stand for 300-360 minutes. By extending the growth time of the hydrothermal method, the length of the horizontal nanowires 15 on both sides can be made larger than the distance between the two electrodes (L). M ), when the distance between the anode and the cathode is 8 to 10 μm, the length of the horizontal nanowire is 5 to 8 μm, that is, the two side nanowires 15 are overlapped with each other, thereby shortening the nanometer Line 15 tip to tip spacing (L G ) to 1.2 μm. The manufacturing method of the nanowire of the present invention can be applied to the fabrication of the detecting component and improve the detecting capability of the component.

請參閱圖4,係本發明第一實施例之水平式氧化鋅(ZnO)奈米線尖端對尖端結構之電壓-電流曲線圖。樣品中奈米線尖端對尖端之間距(LG )為1.2 μm,電極面積之寬度為500 μm,AZO晶種層之厚度為90 nm分別於三種不同環境壓力下(8.1×10-7 、5.3×10-4 及7.6×102 torr)之電性量測結果。實驗結果顯示,本發明實施例之水平式尖端對尖端結構之奈米線於環境壓力為8.1×10-7 至7.6×102 torr之範圍內,當電流達到10 A時,啟動電壓為2.15至3.63 V;於外加電壓為9V時,其發射電流可高達325~172 μA,其電流密度相當於722~382 A/cm2 ,計算得到場發射增強因子(β)分別為5420、5250、及4835 μm-1 ,相較於傳統之奈米線場發射特性,本發明實施例製得之水平式尖端對尖端結構之氧化鋅(ZnO)奈米線可提高場發射之能力,且具有良好之場發射特性。此外,將量測後之樣品以掃描式電子顯微鏡(SEM)觀察,可發現氧化鋅(ZnO)奈米線仍穩固地附著於晶種層之側邊,亦即本發明之水平式尖端對尖端結構之氧化鋅(ZnO)奈米線係具有相當高的機械穩定性。Referring to FIG. 4, there is shown a voltage-current graph of a tip-to-tip structure of a horizontal zinc oxide (ZnO) nanowire of the first embodiment of the present invention. In the sample, the tip-to-tip distance (L G ) of the nanowire is 1.2 μm, the width of the electrode area is 500 μm, and the thickness of the AZO seed layer is 90 nm at three different environmental pressures (8.1×10 -7 , 5.3 Electrical measurement results of ×10 -4 and 7.6 × 10 2 torr). The experimental results show that the horizontal tip of the embodiment of the present invention has a nanowire in the range of 8.1×10 -7 to 7.6×10 2 torr in the ambient pressure. When the current reaches 10 A, the starting voltage is 2.15. 3.63 V; when the applied voltage is 9V, its emission current can be as high as 325~172 μA, its current density is equivalent to 722~382 A/cm 2 , and the field emission enhancement factors (β) are calculated to be 5420, 5250, and 4835 respectively. Mm -1 , compared with the conventional nanowire field emission characteristics, the horizontal tip-to-tip structure zinc oxide (ZnO) nanowire prepared by the embodiment of the invention can improve the field emission capability and has a good field. Emission characteristics. In addition, the measured sample was observed by scanning electron microscopy (SEM), and it was found that the zinc oxide (ZnO) nanowire remained firmly attached to the side of the seed layer, that is, the horizontal tip of the present invention. The structure of zinc oxide (ZnO) nanowires has a relatively high mechanical stability.

請參閱圖5,係本發明第一實施例之水平式氧化鋅(ZnO)奈米線尖端對尖端結構之壓力-電流圖,樣品中奈米線尖端對尖端之間距(LG )為1.2 μm,電極面積之寬度(W)為500 μm。圖中顯示當外加電壓分別為5V、7V及9V且隨著壓力的上升,場發射電流的壓力靈敏度分別為環境大氣壓力上升10倍時,場發射電流有-22.9、-17.5及-8.7μA之變化。此結果顯示本發明之水平式氧化鋅(ZnO)奈米線尖端對尖端結構之場發射元件對應用至偵測大氣壓力係具有極大之應用潛力。Referring to FIG. 5, a pressure-current diagram of a tip-type structure of a horizontal zinc oxide (ZnO) nanowire tip according to a first embodiment of the present invention, wherein the tip-to-tip distance (L G ) of the nanowire in the sample is 1.2 μm. The width (W) of the electrode area is 500 μm. The figure shows that when the applied voltage is 5V, 7V and 9V respectively and the pressure sensitivity of the field emission current increases by 10 times the ambient atmospheric pressure as the pressure rises, the field emission current is -22.9, -17.5 and -8.7μA. Variety. This result shows that the horizontal zinc oxide (ZnO) nanowire tip of the present invention has great potential for application to the detection of atmospheric pressure systems for the field-emitting element of the tip structure.

請參閱圖6,係本發明第一實施例之水平式氧化鋅(ZnO)奈米線尖端對尖端結構之電流-時間圖。圖為樣品於外加電壓為9V時,持續2小時之場發射電流穩定性量測結果。圖中顯示當壓力分別為5.3×10-4 -8.1×10-7 、及7.6×102 torr時,場發射電流之變化幅度僅約為3%(241至249 μA)及7%(162至175 μA)。而本實施例中,係利用低操作電壓、高機械穩定性及良好的熱穩定性,有效提高場發射電流之穩定性。因此,本實施例製得之水平式氧化鋅(ZnO)奈米線尖端對尖端之場發射元件具有極佳之場發射電流穩定性,其尖端結構穩定性高不易損壞,對於應用至場發射元件可提供其具有良好之場發射可靠性與穩定性。Please refer to FIG. 6, which is a current-time diagram of the tip-to-tip structure of the horizontal zinc oxide (ZnO) nanowire of the first embodiment of the present invention. The figure shows the results of the field emission current stability measurement of the sample for 2 hours when the applied voltage is 9V. The figure shows that when the pressure is 5.3×10 -4 -8.1×10 -7 and 7.6×10 2 torr, the field emission current varies by only about 3% (241 to 249 μA) and 7% (162 to 175 μA). In this embodiment, the stability of the field emission current is effectively improved by using a low operating voltage, high mechanical stability, and good thermal stability. Therefore, the horizontal zinc oxide (ZnO) nanowire tip prepared in this embodiment has excellent field emission current stability to the tip field emission element, and the tip structure is high in stability and is not easily damaged, for application to the field emission element. It provides good field emission reliability and stability.

<比較例><Comparative example>

請參閱圖7,係本發明比較例之水平式氧化鋅(ZnO)奈米線之尖端對尖端結構場發射元件之結構圖。本比較例之製備方法係與第一實施例相同,除了此比較例係未經過第一實施例中以稀釋磷酸適當縱向蝕刻之步驟。據此,本比較例之尖端對尖端之場發射元件結構(如圖7所示),包括:基板71、絕緣層72、陰極區以及陽極區。其中,基板71係設置於場發射元件結構之最下方,於基板71上設有一絕緣層72,絕緣層72上再設有一陰極區與一陽極區。此陰極區係包括有一第一晶種層731設置於陰極區之下方,以及一第一電極741係設置於第一晶種層731之上方。其第一電極741係具有一第三側壁7411;且第一電極741係設置於第一晶種層731上並且完全覆蓋第一晶種層731,形成第一電極741之第三側壁7411係對齊於此第一晶種層731之第一側壁7311之結構。此陰極區更包括有複數奈米線75,其奈米線75係延伸自第一晶種層731之第一側壁7311。如同陰極區之結構,此陽極區係包括有一第二晶種層732設置於陽極區中最下方,以及一第二電極742係設置於第二晶種層732之上方。其第二電極742係具有一第四側壁7421;且第二電極742係設置於第二晶種層732上並且完全覆蓋第二晶種層732,形成第二電極742之第四側壁7421係對齊於第二晶種層732之第二側壁7321之結構。此陽極區亦更包括有複數奈米線75,其奈米線75係延伸自第二晶種層732之第二側壁7321。Please refer to FIG. 7, which is a structural diagram of a tip-to-tip structure field emission element of a horizontal zinc oxide (ZnO) nanowire of a comparative example of the present invention. The preparation method of this comparative example was the same as that of the first embodiment except that this comparative example was not subjected to the step of appropriately longitudinally etching the diluted phosphoric acid in the first embodiment. Accordingly, the tip-to-tip field emission element structure of the comparative example (shown in FIG. 7) includes a substrate 71, an insulating layer 72, a cathode region, and an anode region. The substrate 71 is disposed at the bottom of the field emission device structure, and an insulating layer 72 is disposed on the substrate 71. The insulating layer 72 is further provided with a cathode region and an anode region. The cathode region includes a first seed layer 731 disposed under the cathode region, and a first electrode 741 disposed above the first seed layer 731. The first electrode 741 has a third sidewall 7411; and the first electrode 741 is disposed on the first seed layer 731 and completely covers the first seed layer 731, and the third sidewall 7411 forming the first electrode 741 is aligned. The structure of the first sidewall 7311 of the first seed layer 731 is here. The cathode region further includes a plurality of nanowires 75, the nanowires 75 extending from the first sidewall 7311 of the first seed layer 731. As with the structure of the cathode region, the anode region includes a second seed layer 732 disposed at a lowermost portion of the anode region, and a second electrode 742 disposed above the second seed layer 732. The second electrode 742 has a fourth sidewall 7421; and the second electrode 742 is disposed on the second seed layer 732 and completely covers the second seed layer 732, and the fourth sidewall 7421 of the second electrode 742 is aligned. The structure of the second sidewall 7321 of the second seed layer 732. The anode region also includes a plurality of nanowires 75, the nanowires 75 extending from the second sidewalls 7321 of the second seed layer 732.

於此,由於缺少凸出於晶種層之電極,無法有效抑制奈米線75於垂直方向之生長,因此,奈米線75會往多種不同之方向成長,形成雜亂之奈米線75結構。Here, since the electrode protruding from the seed layer is absent, the growth of the nanowire 75 in the vertical direction cannot be effectively suppressed. Therefore, the nanowire 75 grows in a plurality of different directions to form a disordered nanowire 75 structure.

上述實施例僅係為了方便說明而舉例而已,本發明所主張之權利範圍自應以申請專利範圍所述為準,而非僅限於上述實施例。The above-mentioned embodiments are merely examples for convenience of description, and the scope of the claims is intended to be limited to the above embodiments.

11...基板11. . . Substrate

12...絕緣層12. . . Insulation

131...第一晶種層131. . . First seed layer

1311...第一側壁1311. . . First side wall

132...第二晶種層132. . . Second seed layer

1321...第二側壁1321. . . Second side wall

141...第一電極141. . . First electrode

1411...第三側壁1411. . . Third side wall

142...第二電極142. . . Second electrode

1421...第四側壁1421. . . Fourth side wall

15...奈米線15. . . Nanowire

151...奈米線之尖端151. . . Tip of the nanowire

71...基板71. . . Substrate

72...絕緣層72. . . Insulation

731...第一晶種層731. . . First seed layer

7311...第一側壁7311. . . First side wall

732...第二晶種層732. . . Second seed layer

7321...第二側壁7321. . . Second side wall

741...第一電極741. . . First electrode

7411...第三側壁7411. . . Third side wall

742...第二電極742. . . Second electrode

7421...第四側壁7421. . . Fourth side wall

75...奈米線75. . . Nanowire

LM ...兩電極之間距L M . . . Distance between two electrodes

LG ...尖端對尖端之間距L G . . . Tip to tip distance

圖1A至圖1E係本發明之第一實施例,水平式氧化鋅(ZnO)奈米線尖端對尖端結構場發射元件之製造方法流程圖。1A to 1E are flow charts showing a method of manufacturing a horizontal zinc oxide (ZnO) nanowire tip-to-tip structure field emission element according to a first embodiment of the present invention.

圖2A至圖2E係本發明之第二實施例,水平式氧化鋅(ZnO)奈米線尖端對板極結構場發射元件之製造方法流程圖。2A to 2E are flow charts showing a method of manufacturing a horizontal zinc oxide (ZnO) nanowire tip-to-plate structure field emission element according to a second embodiment of the present invention.

圖3係本發明之第三實施例中,水平式氧化鋅(ZnO)奈米線之尖端對尖端結構場發射元件之結構圖。Figure 3 is a structural view of a tip-to-tip structure field emission element of a horizontal zinc oxide (ZnO) nanowire in a third embodiment of the present invention.

圖4係本發明第一實施例之水平式氧化鋅(ZnO)奈米線尖端對尖端結構之電壓-電流曲線圖。Fig. 4 is a graph showing the voltage-current curve of the tip-to-tip structure of the horizontal zinc oxide (ZnO) nanowire of the first embodiment of the present invention.

圖5係本發明第一實施例之水平式氧化鋅(ZnO)奈米線尖端對尖端結構之壓力-電流圖。Fig. 5 is a pressure-current diagram of the tip of the horizontal zinc oxide (ZnO) nanowire according to the first embodiment of the present invention.

圖6係本發明第一實施例之水平式氧化鋅(ZnO)奈米線尖端對尖端結構之電流-時間圖。Figure 6 is a current-time diagram of the tip-to-tip structure of a horizontal zinc oxide (ZnO) nanowire of the first embodiment of the present invention.

圖7係本發明比較例中,水平式氧化鋅(ZnO)奈米線之尖端對尖端結構場發射元件之結構圖Figure 7 is a structural view of a tip-to-tip structure field emission element of a horizontal zinc oxide (ZnO) nanowire in a comparative example of the present invention.

11...基板11. . . Substrate

12...絕緣層12. . . Insulation

131...第一晶種層131. . . First seed layer

1311...第一側壁1311. . . First side wall

132...第二晶種層132. . . Second seed layer

1321...第二側壁1321. . . Second side wall

141...第一電極141. . . First electrode

1411...第三側壁1411. . . Third side wall

142...第二電極142. . . Second electrode

1421...第四側壁1421. . . Fourth side wall

15...奈米線15. . . Nanowire

151...奈米線之尖端151. . . Tip of the nanowire

LM ...兩電極之間距L M . . . Distance between two electrodes

LG ...尖端對尖端之間距L G . . . Tip to tip distance

Claims (24)

一種場發射元件之製造方法,係包括下列步驟:(A)提供一基板;(B)形成一第一晶種層於該基板上,且該第一晶種層具有一第一側壁;(C)形成一第一電極於該第一晶種層上,並形成一第二電極於該基板上,其中該第一電極係具有一第二側壁且完全覆蓋該第一晶種層,該第二電極係具有一第四側壁,且該第四側壁係對應於該第一晶種層之第一側壁或該第一電極之第二側壁;(D)蝕刻該第一晶種層,使該第一電極之第二側壁凸出於該第一晶種層之第一側壁;以及(E)形成複數第一奈米線,且該些第一奈米線係延伸自該第一晶種層之第一側壁。 A method of fabricating a field emission device includes the steps of: (A) providing a substrate; (B) forming a first seed layer on the substrate, and the first seed layer has a first sidewall; Forming a first electrode on the first seed layer and forming a second electrode on the substrate, wherein the first electrode has a second sidewall and completely covering the first seed layer, the second The electrode system has a fourth sidewall, and the fourth sidewall corresponds to the first sidewall of the first seed layer or the second sidewall of the first electrode; (D) etching the first seed layer to make the first a second sidewall of an electrode protruding from the first sidewall of the first seed layer; and (E) forming a plurality of first nanowires, and wherein the first nanowires extend from the first seed layer First side wall. 如申請專利範圍第1項所述之製造方法,其中於步驟(B)中更形成一第二晶種層於該基板上,該第二晶種層具有一第三側壁,且該第三側壁係對應於該第一晶種層之第一側壁;於步驟(C)中,該第二電極係形成於該第二晶種層上,且該第二電極之該第四側壁係對應於該第一電極之第二側壁;於步驟(D)中更蝕刻該第二晶種層,使該第二電極之該第四側壁凸出於該第二晶種層之該第三側壁;以及於步驟(E)中更形成形成複數第二奈米線,且該些第二奈米線係延伸自該第二晶種層之第三側壁,且該些第二奈米線之 尖端係對應於延伸自該第一晶種層之第一側壁之該些第一奈米線之尖端。 The manufacturing method of claim 1, wherein in the step (B), a second seed layer is further formed on the substrate, the second seed layer has a third sidewall, and the third sidewall Corresponding to the first sidewall of the first seed layer; in the step (C), the second electrode is formed on the second seed layer, and the fourth sidewall of the second electrode corresponds to the a second sidewall of the first electrode; the second seed layer is further etched in the step (D) such that the fourth sidewall of the second electrode protrudes from the third sidewall of the second seed layer; Forming a plurality of second nanowires in the step (E), and the second nanowires extend from the third sidewall of the second seed layer, and the second nanowires The tip end corresponds to a tip end of the first nanowires extending from a first sidewall of the first seed layer. 如申請專利範圍第1項所述之製造方法,其中於步驟(E)中,係採用水熱法形成該些第一奈米線。 The manufacturing method according to claim 1, wherein in the step (E), the first nanowires are formed by a hydrothermal method. 如申請專利範圍第3項所述之製造方法,其中該水熱法之成長溫度為75-90℃。 The manufacturing method according to claim 3, wherein the hydrothermal method has a growth temperature of 75 to 90 °C. 如申請專利範圍第3項所述之製造方法,其中該水熱法之成長時間為60-300min。 The manufacturing method according to claim 3, wherein the hydrothermal method has a growth time of 60 to 300 min. 如申請專利範圍第1項所述之製造方法,其中於步驟(D)中,蝕刻該第一晶種層之蝕刻液係為磷酸、鹽酸或其混合溶液。 The manufacturing method according to claim 1, wherein in the step (D), the etching liquid for etching the first seed layer is phosphoric acid, hydrochloric acid or a mixed solution thereof. 如申請專利範圍第1項所述之製造方法,其中該第一晶種層之材料係為AZO、IZO、或GZO。 The manufacturing method according to claim 1, wherein the material of the first seed layer is AZO, IZO, or GZO. 如申請專利範圍第1項所述之製造方法,其中該些第一奈米線係為金屬氧化物奈米線。 The manufacturing method according to claim 1, wherein the first nanowires are metal oxide nanowires. 如申請專利範圍第8項所述之製造方法,其中該些第一奈米線之材料係為ZnO、TiO2 、或SnO2The manufacturing method according to claim 8, wherein the materials of the first nanowires are ZnO, TiO 2 or SnO 2 . 如申請專利範圍第1項所述之製造方法,其中該基板係為一矽基板、一玻璃基板、一石英基板、一半導體基板、一金屬基板、或一塑膠基板。 The manufacturing method of claim 1, wherein the substrate is a substrate, a glass substrate, a quartz substrate, a semiconductor substrate, a metal substrate, or a plastic substrate. 如申請專利範圍第1項所述之製造方法,其中該第一電極之材料係為鉑、鎢、鎳、金、錫或鎵。 The manufacturing method according to claim 1, wherein the material of the first electrode is platinum, tungsten, nickel, gold, tin or gallium. 如申請專利範圍第1項所述之製造方法,其中於步驟(A)後更包括一步驟(A’):形成一絕緣層於該基板上。 The manufacturing method of claim 1, wherein the step (A) further comprises a step (A') of forming an insulating layer on the substrate. 一種場發射元件,包括:一基板;一陰極區,係設置於該基板上,該陰極區係包括:一第一晶種層,係設置於該基板上,且具有一第一側壁;一第一電極,係設置於該第一晶種層上且完全覆蓋該第一晶種層,且該第一電極之第二側壁係凸出於該第一晶種層之第一側壁;以及複數第一奈米線,係延伸自該第一晶種層之第一側壁;以及一陽極區,係設置於該基板上,該陽極區係包括:一第二電極,係設置於該基板上,該第二電極具有一第四側壁,且該第四側壁係對應於該第一晶種層之第一側壁或該第一電極之第二側壁。 A field emission device comprising: a substrate; a cathode region disposed on the substrate, the cathode region comprising: a first seed layer disposed on the substrate and having a first sidewall; An electrode is disposed on the first seed layer and completely covers the first seed layer, and a second sidewall of the first electrode protrudes from a first sidewall of the first seed layer; and a plurality of a nanowire extending from the first sidewall of the first seed layer; and an anode region disposed on the substrate, the anode region comprising: a second electrode disposed on the substrate, the anode layer The second electrode has a fourth sidewall, and the fourth sidewall corresponds to the first sidewall of the first seed layer or the second sidewall of the first electrode. 如申請專利範圍第13項所述之場發射元件,更包括一絕緣層,係設置於該基板上,且位於該基板與該陰極區間。 The field emission device of claim 13 further comprising an insulating layer disposed on the substrate and located in the substrate and the cathode region. 如申請專利範圍第13項所述之場發射元件,其中,該陽極區更包括:一第二晶種層,係設置於該基板上,該第二晶種層具有一第三側壁,且該第三側壁係對應於該第一晶種層之第一側壁;以及 複數第二奈米線,係延伸自該第二晶種層之第三側壁,且該些第二奈米線之尖端係對應於延伸自該第一晶種層之第一側壁之該些第一奈米線之尖端;其中該第二電極,係設置於該第二晶種層上且完全覆蓋該第二晶種層,該第二電極之該第四側壁係凸出於該第二晶種層之第三側壁,且該第二電極之第四側壁係對應於該第一電極之第二側壁側壁。 The field emission device of claim 13, wherein the anode region further comprises: a second seed layer disposed on the substrate, the second seed layer having a third sidewall, and the a third sidewall corresponding to the first sidewall of the first seed layer; a plurality of second nanowires extending from a third sidewall of the second seed layer, and wherein the tips of the second nanowires correspond to the first sidewalls extending from the first seed layer a tip of a nanowire; wherein the second electrode is disposed on the second seed layer and completely covers the second seed layer, and the fourth sidewall of the second electrode protrudes from the second crystal The third sidewall of the seed layer, and the fourth sidewall of the second electrode corresponds to the second sidewall sidewall of the first electrode. 如申請專利範圍第15項所述之場發射元件,其中該些第一奈米線之尖端與該些第二奈米線之尖端係相互交錯。 The field emission device of claim 15, wherein the tips of the first nanowires and the tips of the second nanowires are interdigitated. 如申請專利範圍第15項所述之場發射元件,其中該些第一奈米線之尖端與該些第二奈米線之尖端間之距離係為介於5nm至5μm之間。 The field emission device of claim 15, wherein a distance between a tip of the first nanowire and a tip of the second nanowire is between 5 nm and 5 μm. 如申請專利範圍第13項所述之場發射元件,其中該第二電極之該第四側壁係對應於該第一晶種層之第一側壁。 The field emission device of claim 13, wherein the fourth sidewall of the second electrode corresponds to a first sidewall of the first seed layer. 如申請專利範圍第18項所述之場發射元件,其中該該些第一奈米線之尖端與該第二電極之第四側壁間之距離係為介於5nm至5μm之間。 The field emission device of claim 18, wherein a distance between a tip end of the first nanowire and a fourth sidewall of the second electrode is between 5 nm and 5 μm. 如申請專利範圍第13項所述之場發射元件,其中該些第一奈米線之材料係為ZnO、TiO2 、或SnO2The field emission device of claim 13, wherein the materials of the first nanowires are ZnO, TiO 2 , or SnO 2 . 如申請專利範圍第15項所述之場發射元件,其中該些第二奈米線之材料係為ZnO、TiO2 、或SnO2The field emission device of claim 15, wherein the materials of the second nanowires are ZnO, TiO 2 , or SnO 2 . 如申請專利範圍第13項所述之場發射元件,其中該基板係為一矽基板、一玻璃基板、一石英基板、一半導體基板、一金屬基板、或一塑膠基板。 The field emission device of claim 13, wherein the substrate is a substrate, a glass substrate, a quartz substrate, a semiconductor substrate, a metal substrate, or a plastic substrate. 如申請專利範圍第13項所述之場發射元件,其中第一電極之材料係為鉑、鎢、鎳、金、錫或鎵。 The field emission device of claim 13, wherein the material of the first electrode is platinum, tungsten, nickel, gold, tin or gallium. 如申請專利範圍第15項所述之場發射元件,其中第二電極之材料係為鉑、鎢、鎳、金、錫或鎵。 The field emission device of claim 15, wherein the material of the second electrode is platinum, tungsten, nickel, gold, tin or gallium.
TW100101810A 2011-01-18 2011-01-18 Method of manufacturing nanowires and the field emission device using the same TWI431662B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW100101810A TWI431662B (en) 2011-01-18 2011-01-18 Method of manufacturing nanowires and the field emission device using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW100101810A TWI431662B (en) 2011-01-18 2011-01-18 Method of manufacturing nanowires and the field emission device using the same

Publications (2)

Publication Number Publication Date
TW201232602A TW201232602A (en) 2012-08-01
TWI431662B true TWI431662B (en) 2014-03-21

Family

ID=47069667

Family Applications (1)

Application Number Title Priority Date Filing Date
TW100101810A TWI431662B (en) 2011-01-18 2011-01-18 Method of manufacturing nanowires and the field emission device using the same

Country Status (1)

Country Link
TW (1) TWI431662B (en)

Also Published As

Publication number Publication date
TW201232602A (en) 2012-08-01

Similar Documents

Publication Publication Date Title
Bae et al. Heterostructures of ZnO nanorods with various one-dimensional nanostructures
US7638345B2 (en) Method of manufacturing silicon nanowires and device comprising silicon nanowires formed by the same
CN108352424B (en) Nanowires or nanopyramids grown on graphite substrates
JP6147277B2 (en) Nanowire device with graphene top and bottom electrodes and method of manufacturing such a device
KR101217209B1 (en) Light emitting device and method for manufacturing the same
Hung et al. Low-temperature solution approach toward highly aligned ZnO nanotip arrays
US9558907B2 (en) Cold field electron emitters based on silicon carbide structures
KR20090058952A (en) Light emitting device using nanorods and manufacturing method thereof
Cao et al. Fabrication and improved photoelectrochemical properties of a transferred GaN-based thin film with InGaN/GaN layers
KR20100073757A (en) Light emitting device using micro-rod and method of manufacturing the light emitting device
US20170279005A1 (en) Semiconductor device and the manufacturing method thereof
Park et al. A III-nitride nanowire solar cell fabricated using a hybrid coaxial and uniaxial InGaN/GaN multi quantum well nanostructure
US20100212728A1 (en) Diode and Photovoltaic Device Using Carbon Nanostructure
Chen et al. Well-aligned single-crystalline GaN nanocolumns and their field emission properties
CN109817776A (en) A kind of light-emitting diode chip for backlight unit and preparation method thereof
TWI431662B (en) Method of manufacturing nanowires and the field emission device using the same
Liu et al. A practical route towards fabricating GaN nanowire arrays
Abdallah et al. Morphological, structural and photoresponse characterization of ZnO nanostructure films deposited on plasma etched silicon substrates
TWI718934B (en) Method of forming gallium nitride film
Xi et al. The fabrication of GaN/InGaN nano-pyramids photoanode and its enhanced water splitting performance
US10147789B2 (en) Process for fabricating vertically-aligned gallium arsenide semiconductor nanowire array of large area
TW201511334A (en) Nanowire LED structure with decreased leakage and method of making same
Su et al. Performance improvement of ultraviolet-A multiple quantum wells using a vertical oriented nanoporous GaN underlayer
CN106981552B (en) Light emitting diode chip and manufacturing method thereof
KR101091598B1 (en) Manufacturing method of zinc oxide-based nanowires using buffer layer in high temperature process and manufacturing method of electronic device using same

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees