[go: up one dir, main page]

TWI425565B - Etching apparatus and etching method - Google Patents

Etching apparatus and etching method Download PDF

Info

Publication number
TWI425565B
TWI425565B TW095140285A TW95140285A TWI425565B TW I425565 B TWI425565 B TW I425565B TW 095140285 A TW095140285 A TW 095140285A TW 95140285 A TW95140285 A TW 95140285A TW I425565 B TWI425565 B TW I425565B
Authority
TW
Taiwan
Prior art keywords
etching
plasma
resistant film
mask
processed
Prior art date
Application number
TW095140285A
Other languages
Chinese (zh)
Other versions
TW200729333A (en
Inventor
野澤俊久
西塚哲也
Original Assignee
東京威力科創股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 東京威力科創股份有限公司 filed Critical 東京威力科創股份有限公司
Publication of TW200729333A publication Critical patent/TW200729333A/en
Application granted granted Critical
Publication of TWI425565B publication Critical patent/TWI425565B/en

Links

Classifications

    • H10P50/242
    • H10P76/4085
    • H10P50/73

Landscapes

  • Drying Of Semiconductors (AREA)

Description

蝕刻方法及蝕刻裝置Etching method and etching device

本發明係關於將形成於半導體晶圓等被處理體表面之絕緣膜等被加工層蝕刻的蝕刻方法及蝕刻裝置。The present invention relates to an etching method and an etching apparatus for etching a layer to be processed such as an insulating film formed on a surface of a workpiece such as a semiconductor wafer.

一般而言,於形成半導體製品之積體電路時,係對矽基板等半導體晶圓之表面重複進行成膜處理、轉化處理、氧化擴散處理、以及蝕刻處理等各種處理。藉此製造所欲之積體電路。In general, when forming an integrated circuit of a semiconductor article, various processes such as a film formation process, a conversion process, an oxidative diffusion process, and an etching process are repeated on the surface of a semiconductor wafer such as a germanium substrate. Thereby, the desired integrated circuit is fabricated.

於上述各種處理中,例如舉蝕刻處理為例來說明。在蝕刻處理時,一般係於蝕刻對象之被加工層表面,使用光阻等以形成圖案化之蝕刻光罩。藉由一邊使用此蝕刻光罩作為遮罩,一邊使蝕刻氣體作用,即可選擇性地僅削去所欲削去的部位。藉此,僅於所欲之部位予以蝕刻。此處,由於光阻一般係由有機材料所構成,因此耐熱性不高。因此當欲保持光罩之圖案來施以適切形狀之蝕刻時,須考量遮罩之耐熱性,以200℃左右之相對而言較低的溫度來進行蝕刻。一般係使用電漿來進行電漿蝕刻以作為此種低溫下之蝕刻處理(例如參照日本特開平5-21396號公報)。In the above various processes, for example, an etching process will be described as an example. In the etching process, generally, the surface of the layer to be processed of the object to be etched is used, and a photoresist or the like is used to form a patterned etching mask. By using the etching mask as a mask, the etching gas can be selectively used to selectively remove only the portion to be removed. Thereby, etching is performed only at the desired portion. Here, since the photoresist is generally composed of an organic material, heat resistance is not high. Therefore, when etching is performed to apply a pattern of a mask to a proper shape, the heat resistance of the mask should be considered, and etching should be performed at a relatively low temperature of about 200 °C. In general, plasma etching is used as the etching treatment at such a low temperature (for example, refer to Japanese Laid-Open Patent Publication No. Hei 5-21396).

根據圖4A至圖4E來說明使用電漿之習知的蝕刻方法之例。圖4A至圖4E係表示使用電漿之習知之蝕刻方法之例的步驟圖。An example of a conventional etching method using plasma will be described with reference to FIGS. 4A to 4E. 4A to 4E are process diagrams showing an example of a conventional etching method using plasma.

如圖4A所示般,於由矽基板等半導體晶圓所構成之被處理體W的表面,待蝕刻之被加工層202形成為既定圖案。被加工層202係例如由SiO2 等所構成之絕緣膜。此外,圖中僅表示被處理體上面側之一部分。As shown in FIG. 4A, the surface to be processed 202 to be etched is formed into a predetermined pattern on the surface of the object W to be formed of a semiconductor wafer such as a germanium substrate. The processed layer 202 is, for example, an insulating film made of SiO 2 or the like. Further, only a part of the upper side of the object to be processed is shown in the drawing.

接著,以排除後述之光阻曝光時反射光之不良影響為目的,於被加工層202之上面,預先均勻地形成有例如由有機物構成之反射防止膜204。Next, for the purpose of eliminating the adverse effect of the reflected light upon exposure of the photoresist described later, an anti-reflection film 204 made of, for example, an organic material is uniformly formed on the upper surface of the layer 202 to be processed.

其次,於以此方式所形成之被處理體W之反射防止膜204的表面,首先均勻地以既定厚度形成光阻層206(參照圖4A)。此光阻層206被選擇性地曝光顯像,然後其一部分被選擇性地除去,而形成蝕刻用凹部208(參照圖4B)。亦即,製造出以光阻構成之蝕刻光罩210。此蝕刻用凹部208係依待去除之被加工層202的圖案,形成為溝狀或孔狀。Next, in the surface of the anti-reflection film 204 of the object to be processed W formed in this manner, the photoresist layer 206 is first uniformly formed with a predetermined thickness (see FIG. 4A). This photoresist layer 206 is selectively exposed to light, and then a part thereof is selectively removed to form an etching recess 208 (refer to FIG. 4B). That is, an etch mask 210 composed of a photoresist is fabricated. The etching recess 208 is formed in a groove shape or a hole shape depending on the pattern of the processed layer 202 to be removed.

接著,露出於蝕刻用凹部208底部之反射防止膜204,即藉由電漿蝕刻予以除去(參照圖4C)。藉此,被加工層202之表面即露出。此外,一邊使用此種蝕刻光罩210作為遮罩,一邊施以電漿蝕刻,以蝕刻由SiO2 膜所構成之被加工層202(參照圖4D)。Next, the anti-reflection film 204 exposed at the bottom of the etching recess 208 is removed by plasma etching (see FIG. 4C). Thereby, the surface of the processed layer 202 is exposed. Further, while the etching mask 210 is used as a mask, plasma etching is applied to etch the processed layer 202 composed of the SiO 2 film (see FIG. 4D).

其後,施以使用電漿之灰化處理,以分別除去由有機物構成之蝕刻光罩210及反射防止膜204(參照圖4E)。藉此,結束蝕刻處理。Thereafter, an ashing treatment using plasma is applied to remove the etching mask 210 and the reflection preventing film 204 composed of organic substances, respectively (see FIG. 4E). Thereby, the etching process is ended.

當線寬或槽寬或孔徑等相對較大時,被加工層202之形狀不會有任何崩塌,而可進行所欲之蝕刻處理。然而,若進一步推進高度積體化及高度微細化,而要求線寬等之尺寸為例如150nm以下之等級時,為了與此對應而提高解像度,因此必須使用即使對較短波長之光穿透性亦高的特殊光阻來形成光阻層206。When the line width or the groove width or the aperture is relatively large, the shape of the layer to be processed 202 does not collapse, and the desired etching treatment can be performed. However, when the size of the line width or the like is required to be further increased, and the size of the line width or the like is, for example, 150 nm or less, in order to improve the resolution, it is necessary to use light penetration even for shorter wavelengths. The photoresist layer 206 is also formed by a high special photoresist.

然而,此種特殊光阻對電漿耐性較差。因此,例如如圖4C及圖4D所示般,當電漿處理時,由光阻構成之蝕刻光罩210之開口部210A即被電漿敲擊,而有呈逐漸擴大而變形的情形。隨此,如圖4D及圖4E所示般,被加工層202之加工槽212的開口部212A亦有比所預定之大小削去更寬之情形。亦即,有可能發生無法蝕刻成適切之形狀、無法製得所欲之蝕刻圖案的問題。However, such special photoresists are less resistant to plasma. Therefore, for example, as shown in FIG. 4C and FIG. 4D, when the plasma is processed, the opening portion 210A of the etching mask 210 composed of the photoresist is struck by the plasma, and is gradually enlarged and deformed. Accordingly, as shown in FIGS. 4D and 4E, the opening portion 212A of the processing groove 212 of the processed layer 202 is also wider than the predetermined size. That is, there is a possibility that the etching cannot be performed into an appropriate shape, and the desired etching pattern cannot be obtained.

於此情形下,可考量由電漿之蝕刻光罩210(光阻層206)所致的除去量,檢討將其設為比蝕刻光罩210之厚度更厚的對策。然而,若使蝕刻光罩210(光阻層206)過厚時,當藉由曝光使光阻層206感光時,光阻層206之下部即無法充分感光,或光阻層206之厚度方向的焦點無法對準。因此,蝕刻光罩210之厚度的最大值最多在400nm左右,不可能大於該厚度。In this case, the amount of removal by the plasma etching mask 210 (photoresist layer 206) can be considered, and it is considered to be a measure thicker than the thickness of the etching mask 210. However, when the etching mask 210 (the photoresist layer 206) is made too thick, when the photoresist layer 206 is exposed by exposure, the lower portion of the photoresist layer 206 is not sufficiently photosensitive, or the thickness of the photoresist layer 206 is The focus cannot be aligned. Therefore, the maximum thickness of the etching mask 210 is at most about 400 nm, and it is impossible to be larger than this thickness.

本發明著眼於以上之問題點,係為有效解決此之發明。本發明之目的在於藉由以電漿耐性膜薄薄地被覆蝕刻光罩之表面,以防止蝕刻光罩之變形,並提供可更確實製得無形狀崩塌之所欲蝕刻圖案的蝕刻方法及蝕刻裝置。The present invention has been made in view of the above problems and is an effective solution to the invention. The object of the present invention is to prevent the deformation of the etching mask by thinly coating the surface of the mask with a plasma resistant film, and to provide an etching method and an etching apparatus which can more reliably produce a desired etching pattern without shape collapse. .

本發明係一種蝕刻方法,係將形成於被處理體表面之被加工層蝕刻,其特徵為具備:光阻形成步驟,其係於前述被處理體表面均勻地形成光阻層;光罩形成步驟,其係於前述光阻層形成既定之蝕刻用凹部,藉此形成圖案化之蝕刻光罩;電漿耐性膜形成步驟,其係包含前述蝕刻用凹部之底部及側面,於前述蝕刻光罩之整體表面形成電漿耐性膜;底部電漿耐性膜除去步驟,其係除去形成於前述蝕刻用凹部之底部的前述電漿耐性膜;以及正式蝕刻步驟,其係於前述底部電漿耐性膜除去步驟後,將前述蝕刻光罩作為光罩,以蝕刻前述被加工層。The present invention is an etching method for etching a layer to be processed formed on a surface of a substrate to be processed, comprising: a photoresist forming step of uniformly forming a photoresist layer on a surface of the object to be processed; and a mask forming step And forming a patterned etching mask by forming a predetermined etching recess in the photoresist layer; forming a plasma resistant film forming step, comprising: a bottom portion and a side surface of the etching recess, and the etching mask a plasma resistant film formed on the entire surface; a bottom plasma resistant film removing step of removing the plasma resistant film formed on the bottom of the etching recess; and a formal etching step in the bottom plasma resistant film removing step Thereafter, the etching mask is used as a mask to etch the processed layer.

根據本發明,於蝕刻光罩之整體表面形成電漿耐性膜,由於在除去位於蝕刻光罩之蝕刻用凹部底部的電漿耐性膜後,進行削除被加工層之一般蝕刻處理,因此能防止蝕刻光罩變形且可更確實地製得無形狀崩塌之所欲的蝕刻圖案。According to the present invention, a plasma resistant film is formed on the entire surface of the etching mask, and since the general etching treatment for removing the processed layer is performed after removing the plasma resistant film located at the bottom of the etching recess of the etching mask, etching can be prevented. The reticle is deformed and the desired etch pattern without shape collapse can be more reliably produced.

例如,形成於前述蝕刻用凹部底部之前述電漿耐性膜的厚度係比形成於前述蝕刻光罩上面之前述電漿耐性膜的厚度為薄。For example, the thickness of the plasma resistant film formed on the bottom of the etching recess is thinner than the thickness of the plasma resistant film formed on the etching mask.

又,例如,前述電漿耐性膜係以比前述蝕刻光罩之耐熱溫度低的溫度而藉由電漿CVD處理形成。Further, for example, the plasma resistant film is formed by plasma CVD treatment at a temperature lower than the heat resistant temperature of the etching mask.

又,較佳為於前述被加工層之表面,預先形成反射防止膜。此時,例如於前述電漿耐性膜形成步驟之前或之後,進行除去位於前述蝕刻用凹部底部之前述反射防止膜的底部反射防止膜除去步驟。Further, it is preferable that an anti-reflection film is formed in advance on the surface of the layer to be processed. At this time, for example, before or after the plasma-resistant film forming step, a bottom reflection preventing film removing step of removing the anti-reflection film located at the bottom of the etching recess is performed.

又,例如,於前述正式蝕刻步驟之後,依序進行除去前述電漿耐性膜之電漿耐性膜除去步驟,及除去前述光罩之光罩除去步驟。Further, for example, after the main etching step, the plasma resistant film removing step of removing the plasma resistant film and the mask removing step of removing the mask are sequentially performed.

又,例如,前述電漿耐性膜形成步驟、前述底部電漿耐性膜除去步驟、以及前述正式蝕刻步驟之一部分或全部,係於同一電漿處理裝置內進行。Further, for example, part or all of the plasma resistant film forming step, the bottom plasma resistant film removing step, and the above-described main etching step are performed in the same plasma processing apparatus.

又,本發明係一種蝕刻裝置,係對被處理體施以既定之蝕刻處理,其特徵為具備:可抽成真空之處理容器;設於前述處理容器內,用來裝載被處理體之裝載台;將既定之氣體導入於前述處理容器內之氣體導入手段;於前述處理容器內,將前述既定之氣體電漿化之電漿化手段;以及控制前述氣體導入手段及前述電漿化手段之裝置控制部,俾進行下述步驟,亦即電漿耐性膜形成步驟,其係於被形成在前述被處理體之被加工層的表面上的蝕刻光罩之整體表面形成電漿耐性膜、底部電漿耐性膜除去步驟,其係除去形成於被形成在該蝕刻光罩上之蝕刻用凹部之底部的電漿耐性膜、正式蝕刻步驟內之一部分步驟或全部步驟,其係除蝕刻用凹部之底部外,將以電漿耐性膜覆蓋之前述蝕刻光罩作為光罩使用,來蝕刻前述被加工層。Further, the present invention provides an etching apparatus for applying a predetermined etching treatment to a target object, comprising: a processing container capable of being evacuated; and a loading table provided in the processing container for loading the object to be processed a gas introduction means for introducing a predetermined gas into the processing container; a plasma forming means for plasmaizing the predetermined gas in the processing container; and means for controlling the gas introducing means and the plasma forming means The control unit performs a step of forming a plasma-resistant film on the entire surface of the etching mask formed on the surface of the layer to be processed of the object to be processed, and performing a step of forming a plasma-resistant film and a bottom electrode. a slurry-resistant film removing step of removing a plasma-resistant film formed on a bottom portion of an etching recess formed on the etching mask, or a part or all of steps in a formal etching step, which removes a bottom portion of the etching recess Further, the above-described processed layer is etched by using the etching mask covered with the plasma resistant film as a mask.

又,本發明係一種記憶媒體,係記憶用以使電腦實施控制方法的電腦程式,該控制方法係用以控制具備:可抽成真空之處理容器;設於前述處理容器內,用來裝載被處理體之裝載台;將既定之氣體導入於前述處理容器內之氣體導入手段;以及於前述處理容器內,將前述既定之氣體電漿化之電漿化手段之蝕刻裝置,而且控制前述氣體導入 手段及前述電漿化手段,俾進行下述步驟,亦即電漿耐性膜形成步驟,其係於被形成在前述被處理體之被加工層的表面上的蝕刻光罩之整體表面形成電漿耐性膜、底部電漿耐性膜除去步驟,其係除去形成於被形成在該蝕刻光罩上之蝕刻用凹部之底部的電漿耐性膜、以及正式蝕刻步驟內之一部分步驟或全部步驟,其係除蝕刻用凹部之底部外,將以電漿耐性膜覆蓋之前述蝕刻光罩作為光罩使用,來蝕刻前述被加工層。Furthermore, the present invention is a memory medium for storing a computer program for causing a computer to implement a control method for controlling a processing container capable of being evacuated; and being disposed in the processing container for loading a loading platform for processing a body; a gas introduction means for introducing a predetermined gas into the processing container; and an etching device for plasmaizing the predetermined gas in the processing container, and controlling the gas introduction And a means for forming the plasma, wherein the plasma resistant film forming step is formed by forming a plasma on the entire surface of the etching mask formed on the surface of the processed layer of the object to be processed. a resistance film and a bottom plasma resistant film removing step of removing a plasma resistant film formed on the bottom of the etching recess formed on the etching mask, and a part or all of the steps in the formal etching step, In addition to the bottom of the etching recess, the etching mask covered with the plasma resistant film is used as a mask to etch the processed layer.

以下,根據所附圖式來詳述本發明之蝕刻裝置及蝕刻方法的實施形態。Hereinafter, embodiments of the etching apparatus and the etching method of the present invention will be described in detail based on the drawings.

圖1係表示本發明之一實施形態之蝕刻裝置的概略截面圖。圖2A至圖2H係表示本發明之第一實施形態之蝕刻方法的步驟圖。圖3A至圖3H係表示本發明之第二實施形態之蝕刻方法的步驟圖。此處係使用以微波所產生之電漿來進行電漿蝕刻處理。Fig. 1 is a schematic cross-sectional view showing an etching apparatus according to an embodiment of the present invention. 2A to 2H are process diagrams showing an etching method according to the first embodiment of the present invention. 3A to 3H are process diagrams showing an etching method according to a second embodiment of the present invention. Here, the plasma etching treatment is performed using a plasma generated by microwaves.

如圖1所示般,本發明之蝕刻裝置(電漿蝕刻裝置)22具有整體成形為筒體形之處理容器24。處理容器24之側壁或底部係由鋁等導體所構成並予以接地。處理容器24之內部係由密閉之處理空間S所構成,電漿形成於此處理空間S內。As shown in Fig. 1, the etching apparatus (plasma etching apparatus) 22 of the present invention has a processing container 24 integrally formed into a cylindrical shape. The side wall or bottom of the processing vessel 24 is constructed of a conductor such as aluminum and grounded. The inside of the processing container 24 is constituted by a sealed processing space S, and plasma is formed in this processing space S.

於處理容器24內,係容納有在上面裝載例如半導體晶圓作為被處理體之裝載台26。裝載台26係形成為平坦圓板狀,例如由以經由耐酸鋁處理之鋁或陶瓷等所構成。裝載台26係由從處理容器24底部豎起之例如鋁等所構成之支柱28所支持。Inside the processing container 24, a loading table 26 on which, for example, a semiconductor wafer is loaded as a processed object is housed. The loading table 26 is formed in a flat disk shape, and is made of, for example, aluminum or ceramic treated with an alumite treatment. The loading table 26 is supported by a post 28 formed of, for example, aluminum or the like that is erected from the bottom of the processing container 24.

於處理容器24之側壁,設有用來將晶圓對處理容器24內部搬入/搬出之開閉閘閥30。又,於處理容器24之底部設有排氣口32。於排氣口32連接有依序串接壓力控制閥34及真空泵36之排氣路38。藉此,視需要可將處理容器24內抽真空至既定之壓力。On the side wall of the processing container 24, an opening and closing gate valve 30 for moving the wafer into and out of the processing container 24 is provided. Further, an exhaust port 32 is provided at the bottom of the processing container 24. An exhaust passage 38 that sequentially connects the pressure control valve 34 and the vacuum pump 36 to the exhaust port 32 is connected. Thereby, the inside of the processing container 24 can be evacuated to a predetermined pressure as needed.

又,處理容器24之頂部設有開口(具有開口部)。於此,透過O型環等密封構件42以氣密方式設有對微波具穿透性之頂板40。頂板40例如係由Al2 O3 等陶瓷材料等所構成。頂板40之厚度係考量耐壓性設定為例如20mm左右。Further, the top of the processing container 24 is provided with an opening (having an opening). Here, the top plate 40 penetrating the microwave is provided in an airtight manner through the sealing member 42 such as an O-ring. The top plate 40 is made of, for example, a ceramic material such as Al 2 O 3 or the like. The thickness of the top plate 40 is set to be, for example, about 20 mm.

其次,於頂板40之上面設有用來以微波產生電漿之電漿形成手段44。具體而言,電漿形成手段44具有設於頂板40上面之圓板狀的平面天線構件46。於平面天線構件46上設有慢波件48。慢波件48具有用來縮短微波波長之高介電常數特性。慢波件48上方及側面之大致整面係藉由以導電性之中空圓筒狀容器構成之導波箱50來覆蓋。平面天線構件46構成為導波箱50之底板,並與裝載台26對向。於導波箱50之上部,設有用來冷卻此之冷媒所流過之冷卻套52。Next, a plasma forming means 44 for generating plasma by microwave is provided on the top surface of the top plate 40. Specifically, the plasma forming means 44 has a disk-shaped planar antenna member 46 provided on the top surface of the top plate 40. A slow wave member 48 is disposed on the planar antenna member 46. The slow wave member 48 has a high dielectric constant characteristic for shortening the wavelength of the microwave. The substantially entire surface of the upper portion and the side surface of the slow wave member 48 is covered by a waveguide case 50 composed of a conductive hollow cylindrical container. The planar antenna member 46 is configured as a bottom plate of the waveguide 50 and faces the loading table 26. Above the waveguide 50, a cooling jacket 52 through which the refrigerant is cooled is provided.

導波箱50及平面天線構件46之周邊部均與處理容器24導通。於導波箱50之上面的中心,連接有同軸導波管54之外管54A。同軸導波管54內部之導體54B係通過慢波件48中心之貫通孔,並連接於平面天線構件46之中心部。Both the waveguide box 50 and the peripheral portion of the planar antenna member 46 are electrically connected to the processing container 24. A tube 54A outside the coaxial waveguide 54 is connected to the center of the upper surface of the waveguide 50. The conductor 54B inside the coaxial waveguide 54 passes through the through hole at the center of the slow wave member 48 and is connected to the central portion of the planar antenna member 46.

同軸導波管54透過介於存在有模式轉換器56及匹配電路58之導波管60,而連接於例如產生2.45GHz微波之微波產生器62。藉此,可將微波往平面天線構件46傳播。微波之頻率不限於2.45GHz,其他頻率例如8.35GHz等亦可。The coaxial waveguide 54 is transmitted through a waveguide 60 in which the mode converter 56 and the matching circuit 58 are present, and is connected to, for example, a microwave generator 62 that generates a microwave of 2.45 GHz. Thereby, microwaves can be propagated toward the planar antenna member 46. The frequency of the microwave is not limited to 2.45 GHz, and other frequencies such as 8.35 GHz may be used.

當對應於300mm尺寸之晶圓時,平面天線構件46例如係由直徑為400~500mm、厚度為1~數mm左右之導電性材料所構成。更具體而言,例如可由表面鍍銀之銅板或鋁板所構成。於平面天線構件46形成有例如由長槽形之貫通孔所構成之多數的槽64。槽64之配置形態係無特別限制。有可配置成例如同心圓狀、螺旋狀、放射狀等。或可以均勻方式分布於平面天線構件整面。When corresponding to a wafer having a size of 300 mm, the planar antenna member 46 is made of, for example, a conductive material having a diameter of 400 to 500 mm and a thickness of about 1 to several mm. More specifically, it may be composed of, for example, a copper plate or an aluminum plate whose surface is silver plated. The planar antenna member 46 is formed with a plurality of grooves 64 formed, for example, by long through-holes. The configuration of the groove 64 is not particularly limited. It may be arranged, for example, in a concentric shape, a spiral shape, a radial shape or the like. Or it can be distributed evenly over the entire surface of the planar antenna member.

又,於裝載台26之上方設有往處理容器24供給蝕刻時所需之氣體的氣體導入手段66。具體而言,氣體導入手段66例如係由石英玻璃製之氣體噴嘴所構成。視需要一邊藉由氣體噴嘴66控制流量,一邊供給所欲之氣體。氣體噴嘴亦可依所用氣體之種類以複數個方式來設置。或亦可以石英製之蓮蓬頭來構成氣體導入手段66。Further, a gas introduction means 66 for supplying a gas required for etching to the processing container 24 is provided above the loading table 26. Specifically, the gas introduction means 66 is made of, for example, a gas nozzle made of quartz glass. The desired gas is supplied while controlling the flow rate by the gas nozzle 66 as needed. The gas nozzles can also be arranged in a plurality of ways depending on the type of gas used. Alternatively, the gas introduction means 66 may be constituted by a quartz shower head.

又,於裝載台26之下方設有當晶圓W搬入搬出時用來升降晶圓W之例如3支升降銷70(圖1中僅2支)。此升降銷70係藉由透過可伸縮之伸縮體72以貫通容器底部之方式所設之升降桿74來升降。又,於裝載台26形成有用來穿過升降銷70之貫穿孔76。Further, for example, three lift pins 70 (only two in FIG. 1) for lifting and lowering the wafer W when the wafer W is carried in and out are provided below the loading table 26. The lift pin 70 is raised and lowered by a lifting rod 74 provided through the telescopic body 72 so as to penetrate the bottom of the container. Further, a through hole 76 for passing through the lift pin 70 is formed in the loading table 26.

裝載台26整體係由耐熱材料例如氧化鋁等之陶瓷所構成。視需要而於此耐熱材料中設有加熱手段78。本實施形態之加熱手段78係由埋入於裝載台26之大致整個區域的薄板狀電阻加熱器所構成。此電阻加熱器78透過通過支柱28內之配線80連接於加熱器電源82。又,視需要而於此裝載台26設有冷卻套等之冷卻手段(未圖示)。藉此,即可將半導體晶圓W冷卻至既定溫度。The loading stage 26 as a whole is made of a ceramic such as a heat resistant material such as alumina. A heating means 78 is provided in the heat resistant material as needed. The heating means 78 of the present embodiment is constituted by a thin plate-shaped electric resistance heater which is buried in substantially the entire area of the loading table 26. The resistance heater 78 is connected to the heater power source 82 through the wiring 80 passing through the post 28. Further, the loading table 26 is provided with a cooling means (not shown) such as a cooling jacket as needed. Thereby, the semiconductor wafer W can be cooled to a predetermined temperature.

又,於裝載台26之上面側設有具裝設於內部之例如網目狀之導體線的薄靜電吸盤84。為發揮靜電吸附力,靜電吸盤84之導體線透過配線86連接於直流電源88。藉此,裝載於裝載台26上詳細為靜電吸盤84上之晶圓W可藉靜電吸附力吸附。另一方面,於配線86,視需要而連接有用以將例如13.56MHz之偏壓用高頻電力施加於靜電吸盤84之導體線的偏壓用高頻電源89。Further, a thin electrostatic chuck 84 having a mesh-like conductor line mounted inside is provided on the upper surface side of the loading table 26. In order to exert electrostatic attraction, the conductor wires of the electrostatic chuck 84 are connected to the DC power source 88 through the wiring 86. Thereby, the wafer W mounted on the loading table 26 in detail on the electrostatic chuck 84 can be adsorbed by electrostatic adsorption. On the other hand, in the wiring 86, a bias high-frequency power source 89 for applying a bias high-frequency power of, for example, 13.56 MHz to the conductor line of the electrostatic chuck 84 is connected as needed.

其次,此蝕刻裝置22整體之動作係藉由例如由微電腦等所構成之裝置控制部90來控制。進行此動作之電腦程式係記憶於軟碟或CD(Compact Disk:光碟)或快閃記憶體或硬碟等記憶媒體92。具體而言,藉由來自此裝置控制部90之指令,以進行各氣體之供給或流量控制、微波或高週波之供給或電力控制、製程溫度或製程壓力之控制等。Next, the overall operation of the etching apparatus 22 is controlled by, for example, a device control unit 90 composed of a microcomputer or the like. The computer program for performing this operation is stored in a floppy disk or CD (Compact Disk: CD) or a memory medium 92 such as a flash memory or a hard disk. Specifically, the supply or flow rate control of each gas, the supply of microwave or high-frequency or power control, the control of the process temperature or the process pressure, and the like are performed by an instruction from the device control unit 90.

接著,參照圖1及圖2來說明使用以上述方式構成之蝕刻裝置22所進行之蝕刻方法。Next, an etching method performed using the etching apparatus 22 configured as described above will be described with reference to FIGS. 1 and 2.

<第一實施形態><First Embodiment>

首先說明本發明之蝕刻方法的第一實施形態。First, a first embodiment of the etching method of the present invention will be described.

如圖2A所示般,於矽基板等半導體晶圓所構成之被處理體W之表面,待蝕刻之被加工層2形成為既定圖案。被加工層2係例如由SiO2 膜等所構成之絕緣膜。此外,圖中僅表示被處理體W之上面側的一部分。As shown in FIG. 2A, the surface to be processed 2 to be etched is formed into a predetermined pattern on the surface of the object W to be formed on a semiconductor wafer such as a germanium substrate. The layer to be processed 2 is an insulating film made of, for example, a SiO 2 film or the like. Further, only a part of the upper surface side of the object to be processed W is shown in the drawing.

接著,於被加工層2之上面,預先均勻地形成後述之光阻曝光時以排除反射光之不良影響為目的之例如由有機物構成的反射防止膜4。可使用例如BARC(商品名)作為此反射防止膜4。Next, on the upper surface of the layer to be processed 2, an anti-reflection film 4 made of, for example, an organic material for the purpose of eliminating the adverse effect of the reflected light during the exposure of the photoresist described later is uniformly formed in advance. As the reflection preventing film 4, for example, BARC (trade name) can be used.

於以此方式所形成之被處理體W之反射防止膜4的表面,塗布光阻,首先以既定厚度均勻地形成光阻層6(參照圖2A)。藉此,完成光阻形成步驟。The surface of the anti-reflection film 4 of the object to be processed W formed in this manner is coated with a photoresist, and the photoresist layer 6 is first uniformly formed with a predetermined thickness (see FIG. 2A). Thereby, the photoresist forming step is completed.

其次,將此光阻層6選擇性地予以曝光顯像,然後將其一部分選擇性地除去,而形成蝕刻用凹部8(參照圖2B)。亦即,製造出由光阻構成之蝕刻光罩10(參照圖2B)。依待削去之被加工層2的圖案,此蝕刻用凹部8係形成為溝狀或孔狀。又,蝕刻用凹部8之底部中,在此處為露出有下層之反射防止膜4。此處,蝕刻用凹部8之寬度W1為150nm左右或其以下之大小,蝕刻光罩10之高度H1為例如300~400nm左右。藉由以上方式之處理,完成光罩形成步驟。Next, the photoresist layer 6 is selectively exposed and developed, and then a part thereof is selectively removed to form an etching recess 8 (see FIG. 2B). That is, the etching mask 10 composed of a photoresist is manufactured (refer to FIG. 2B). The etching recess 8 is formed in a groove shape or a hole shape depending on the pattern of the processed layer 2 to be removed. Further, in the bottom portion of the etching recessed portion 8, the lower layer of the anti-reflection film 4 is exposed here. Here, the width W1 of the etching recess 8 is about 150 nm or less, and the height H1 of the etching mask 10 is, for example, about 300 to 400 nm. The mask forming step is completed by the above method.

其次,使用圖1所示之蝕刻裝置(電漿處理裝置)22進行電漿蝕刻處理及電漿CVD處理。為進行此等電漿處理,首先透過閘閥30藉由搬送手臂(未圖示)圖2B所示之半導體晶圓W即容納於處理容器24內。藉由使升降銷70上下移動,半導體晶圓W即被裝載於裝載台26上面之裝載面。接著,此半導體晶圓W藉由靜電吸盤84被靜電吸附。Next, the plasma etching process and the plasma CVD process are performed using the etching apparatus (plasma processing apparatus) 22 shown in FIG. In order to perform such plasma processing, first, the semiconductor wafer W shown in FIG. 2B is accommodated in the processing container 24 through the gate valve 30 by a transfer arm (not shown). By moving the lift pins 70 up and down, the semiconductor wafer W is loaded on the loading surface on the loading table 26. Then, the semiconductor wafer W is electrostatically adsorbed by the electrostatic chuck 84.

半導體晶圓W藉由加熱手段78或冷卻手段維持於既定之製程溫度。另一方面,既定氣體以既定流量藉由氣體導入手段66供給至處理容器24內。其次,控制壓力控制閥34使處理容器24內維持於既定之製程壓力。與此同時,驅動電漿形成手段44,於微波產生器62所產生之微波即透過導波管60及同軸導波管54供給至平面天線構件46。藉由慢波件48使波長縮短之微波從平面天線構件46往處理空間S導入。藉此,電漿即產生於處理空間S內,然後進行既定之電漿處理。The semiconductor wafer W is maintained at a predetermined process temperature by means of heating means 78 or cooling means. On the other hand, the predetermined gas is supplied into the processing container 24 by the gas introduction means 66 at a predetermined flow rate. Next, the pressure control valve 34 is controlled to maintain the process vessel 24 within a predetermined process pressure. At the same time, the plasma generating means 44 is supplied to the planar antenna member 46 through the microwave generated by the microwave generator 62, that is, through the waveguide 60 and the coaxial waveguide 54. The microwave having a shortened wavelength is introduced from the planar antenna member 46 to the processing space S by the slow wave member 48. Thereby, the plasma is generated in the processing space S, and then the predetermined plasma processing is performed.

詳細而言,當微波從平面天線構件46往處理容器24導入時,原導入於處理空間S內之氣體即因該微波而電漿化且活性化,藉由此時所產生之活性中心,半導體晶圓W之表面即使是在低溫下,亦可有效率地進行電漿處理(例如施以蝕刻處理至成膜處理)。此時,驅動偏壓用之高頻電源89,藉此即可將電漿中之離子強力拉入裝載台26側。In detail, when microwaves are introduced from the planar antenna member 46 to the processing container 24, the gas originally introduced into the processing space S is plasma-activated and activated by the microwave, whereby the active center, semiconductor The surface of the wafer W can be efficiently subjected to plasma treatment (for example, an etching treatment to a film formation treatment) even at a low temperature. At this time, the high-frequency power source 89 for biasing is driven, whereby the ions in the plasma can be strongly pulled into the loading table 26 side.

此處,如上述般,圖2B所示之半導體晶圓W經導入於上述電漿處理裝置22內後,如圖2C所示般,露出於蝕刻用凹部8底部之反射防止膜4即藉由電漿蝕刻予以去除。藉此,被加工層2之表面即露出。此時可使用Ar氣體、CF系氣體例如C5 F8 氣體、02 氣體等作為蝕刻氣體。又,考量蝕刻遮罩10之耐熱性,此時製程溫度設定為例如130℃以下。藉由此種電漿蝕刻處理,蝕刻光罩10之蝕刻用凹部8的開口部10A雖被削去少量,但並不會有問題。藉由以上完成底部反射防止膜除去步驟。Here, as described above, after the semiconductor wafer W shown in FIG. 2B is introduced into the plasma processing apparatus 22, as shown in FIG. 2C, the anti-reflection film 4 exposed at the bottom of the etching recess 8 is used. Plasma etching is removed. Thereby, the surface of the to-be-processed layer 2 is exposed. At this time, Ar gas, CF-based gas such as C 5 F 8 gas, 02 gas, or the like can be used as the etching gas. Further, the heat resistance of the etching mask 10 is considered, and the process temperature is set to, for example, 130 ° C or lower. By the plasma etching treatment, the opening 10A of the etching recess 8 of the etching mask 10 is shaved a small amount, but there is no problem. The bottom reflection preventing film removing step is completed by the above.

其次,如圖2D所示般,於包含上述蝕刻用凹部8底部及側面之蝕刻光罩10的表面整體,藉由電漿CVD形成對電漿耐性較大之本發明之特徵的電漿耐性膜100。藉此,蝕刻光罩10之表面整體即以電漿耐性膜100覆蓋。例如可使用氮化矽(SiN)作為此電漿耐性膜100。此處之重點為由於上述蝕刻用凹部8之寬度W1非常窄,因此成膜氣體很難侵入其內部。因此,堆積於蝕刻用凹部8之底部及側面之電漿耐性膜100的厚度T1,即變得遠比堆積於蝕刻光罩10上面之電漿耐性膜100的厚度T2還薄。雖依蝕刻用凹部8之寬度W1或高度H1而不同,但兩厚度之比T1/T2例如為0.5左右。此處,電漿耐性膜100即進行成膜,俾使電漿耐性膜100之厚度T1、T2分別為例如5nm及10nm左右。Next, as shown in Fig. 2D, a plasma resistant film which is characterized by the present invention which is highly resistant to plasma is formed by plasma CVD on the entire surface of the etching mask 10 including the bottom and side surfaces of the etching recess 8 described above. 100. Thereby, the entire surface of the etching mask 10 is covered with the plasma resistant film 100. For example, tantalum nitride (SiN) can be used as the plasma resistant film 100. The main point here is that since the width W1 of the etching recess 8 is extremely narrow, it is difficult for the film forming gas to intrude into the inside. Therefore, the thickness T1 of the plasma-resistant film 100 deposited on the bottom and the side surfaces of the etching recess 8 is much thinner than the thickness T2 of the plasma-resistant film 100 deposited on the etching mask 10. Although the width W1 or the height H1 of the concave portion 8 for etching differs, the ratio T1/T2 of the two thicknesses is, for example, about 0.5. Here, the plasma resistant film 100 is formed into a film, and the thicknesses T1 and T2 of the plasma resistant film 100 are, for example, about 5 nm and 10 nm, respectively.

此時製程溫度亦考量蝕刻光罩10之耐熱性,設定為例如130℃以下。又,此時之成膜用氣體,則使用矽烷系氣體及氮化氣體。此處,可使用SiH4 氣體或Si2 H6 氣體作為矽烷系氣體。又,可使用N2 氣體或NH3 氣體作為氮化氣體。又,亦可添加Ar氣體等惰性氣體於此等氣體。藉由以上方式即完成電漿耐性膜形成步驟。At this time, the process temperature also considers the heat resistance of the etching mask 10, and is set to, for example, 130 ° C or lower. Further, in the film forming gas at this time, a decane-based gas and a nitriding gas are used. Here, SiH 4 gas or Si 2 H 6 gas can be used as the decane-based gas. Further, N 2 gas or NH 3 gas can be used as the nitriding gas. Further, an inert gas such as an Ar gas may be added to the gas. The plasma resistant film forming step is completed by the above method.

其次,如圖2E所示般,施以除去堆積於上述蝕刻用凹部8底部之電漿耐性膜100的電漿蝕刻處理。此時,堆積於蝕刻光罩10上面之電漿耐性膜100同時亦被削去,但如前述般由於該部分之膜厚T2遠比底部之膜厚T1厚,因此可僅將堆積於底部之電漿耐性膜100完全除去。藉此,下層之被加工層2的表面即露出於蝕刻用凹部8之底部。又,此時若驅動偏壓用高頻電源89,施加13.56MHz之離子拉入用之偏壓電力於裝載台26時,即可更有效率地除去堆積於底部之電漿耐性膜100。Next, as shown in FIG. 2E, a plasma etching treatment for removing the plasma resistant film 100 deposited on the bottom of the etching recess 8 is applied. At this time, the plasma resistant film 100 deposited on the etching mask 10 is also cut off at the same time, but as described above, since the film thickness T2 of the portion is much thicker than the film thickness T1 at the bottom, it can be deposited only at the bottom. The plasma resistant film 100 is completely removed. Thereby, the surface of the underlying processed layer 2 is exposed at the bottom of the etching recess 8 . Further, at this time, when the bias high-frequency power source 89 is driven and the bias current for ion extraction of 13.56 MHz is applied to the loading stage 26, the plasma-resistant film 100 deposited on the bottom can be more efficiently removed.

可使用CF4 氣體、CHF3 氣體等CF系氣體作為此時之蝕刻氣體。又,考量蝕刻光罩10之耐熱性,製程溫度設定為例如130℃以下。以此方式,即完成底部電漿耐性膜除去步驟。A CF-based gas such as CF 4 gas or CHF 3 gas can be used as the etching gas at this time. Further, the heat resistance of the etching mask 10 is considered, and the process temperature is set to, for example, 130 ° C or lower. In this way, the bottom plasma resistant film removal step is completed.

其次,如圖2F所示般,使用除蝕刻用凹部8之底部外以電漿耐性膜覆蓋之蝕刻光罩10作為遮罩,對被加工層2施以電漿蝕刻處理。藉此,例如以SiO2 構成之被加工層2即以轉印電漿耐性膜覆蓋之蝕刻光罩10的圖案之狀態下進行蝕刻,以形成例如加工溝12。下層半導體晶圓W之表面即露出於其底部。Next, as shown in FIG. 2F, the etched reticle 10 covered with the plasma resistant film except the bottom of the etching recess 8 is used as a mask, and the layer 2 to be processed is subjected to plasma etching treatment. Thereby, for example, the processed layer 2 composed of SiO 2 , that is, the pattern of the etching mask 10 covered with the transfer plasma resistant film is etched to form, for example, the processing groove 12 . The surface of the underlying semiconductor wafer W is exposed at the bottom thereof.

考量蝕刻光罩10之耐熱性,此時製程溫度係設定為例如130℃以下。又,可使用例如由CF4 氣體所構成之CF系氣體及Ar氣體等作為此時之蝕刻氣體。The heat resistance of the etching mask 10 is considered, and the process temperature is set to, for example, 130 ° C or lower. Further, for example, a CF-based gas composed of CF 4 gas, an Ar gas, or the like can be used as the etching gas at this time.

此時,伴隨著電漿蝕刻處理,由SiN構成之電漿耐性膜100亦被削去,而整體變薄。然而,由上述蝕刻氣體所致之電漿耐性膜100的SiN對被加工層2之SiO2 的選擇比係有10~50左右,亦即相對於由SiO2 構成之被加工層2比較容易被削去,電漿耐性膜100則不會完全被削去。亦即,蝕刻光罩10之形狀得以保持,且此形狀不會崩塌。又,若使用由C5 F8 氣體構成之蝕刻氣體時,可進一步提高上述選擇比。At this time, with the plasma etching treatment, the plasma resistant film 100 made of SiN is also cut off, and the whole is thinned. However, the selection ratio of SiN of the plasma-resistant film 100 by the etching gas to the SiO 2 of the layer to be processed 2 is about 10 to 50, that is, it is relatively easy to be compared with the layer 2 to be processed composed of SiO 2 . After cutting, the plasma resistant film 100 is not completely cut off. That is, the shape of the etching mask 10 is maintained, and the shape does not collapse. Further, when an etching gas composed of a C 5 F 8 gas is used, the above selection ratio can be further improved.

因此,如圖4D及圖4E所示般,相對於以習知方法時之蝕刻圖案已崩塌,根據本發明方法,如上述般,可更確實製得能防止蝕刻光罩10之變形且無形狀崩塌之所欲的蝕刻圖案。藉由以上,完成正式蝕刻步驟。Therefore, as shown in Figs. 4D and 4E, the etching pattern has collapsed in the conventional method, and according to the method of the present invention, as described above, it is possible to more reliably prevent deformation of the etching mask 10 without shape. The desired etching pattern for collapse. With the above, the formal etching step is completed.

其次,如圖2G所示般,施以電漿蝕刻處理,以完整除去覆蓋蝕刻光罩10表面之由SiN構成的電漿耐性膜100。此處,與圖2F之情形相反地,係使用一方面容易削去由SiN構成的電漿耐性膜100,但另一方面不易削去由SiO2 構成之被加工層2的蝕刻氣體。具體而言,使用CF系氣體之例如藉由將CF4 氣體設定於適當之濃度,或藉由使用CHF3 氣體作為此種蝕刻氣體,即可製得與以圖2F所說明之情形相反的選擇比。藉此,可於維持由SiO2 構成之被加工層2的原形狀下,選擇性地除去覆蓋蝕刻光罩10之電漿耐性膜100。藉由以上,完成電漿耐性膜除去步驟。Next, as shown in Fig. 2G, a plasma etching treatment is applied to completely remove the plasma resistant film 100 made of SiN covering the surface of the etching mask 10. Here, contrary to the case of FIG. 2F, the plasma resistant film 100 made of SiN is easily removed on the one hand, but the etching gas of the processed layer 2 made of SiO 2 is not easily removed on the other hand. Specifically, by using a CF-based gas, for example, by setting CF 4 gas at an appropriate concentration or by using CHF 3 gas as such an etching gas, the opposite of the case illustrated in Fig. 2F can be obtained. ratio. Thereby, the plasma resistant film 100 covering the etching mask 10 can be selectively removed while maintaining the original shape of the processed layer 2 made of SiO 2 . By the above, the plasma resistant film removing step is completed.

其次,如圖2H所示般,進行使用例如氧電漿之電漿灰化處理。具體而言,進行除去由有機物構成之蝕刻光罩10之光罩除去步驟,接著並進行除去同樣由有機物構成之反射防止膜4之反射防止膜除去步驟。藉此,即分別完全除去蝕刻光罩10及反射防止膜4。藉由以上,結束一連串之蝕刻處理。Next, as shown in Fig. 2H, plasma ashing treatment using, for example, oxygen plasma is performed. Specifically, a mask removal step of removing the etching mask 10 made of an organic material is performed, and then an anti-reflection film removing step of removing the anti-reflection film 4 made of an organic material is performed. Thereby, the etching mask 10 and the anti-reflection film 4 are completely removed, respectively. By the above, a series of etching processes are ended.

以此方式,根據本發明,於蝕刻光罩10之整體表面形成電漿耐性膜100,由於在除去位於此蝕刻光罩10之蝕刻用凹部8底部的電漿耐性膜100後,進行削去被加工層2之一般蝕刻處理,因此可確實地製得能防止蝕刻光罩變形且無形狀崩塌之所欲的蝕刻圖案。In this manner, according to the present invention, the plasma resistant film 100 is formed on the entire surface of the etching mask 10, and since the plasma resistant film 100 located at the bottom of the etching recess 8 of the etching mask 10 is removed, the chipping is performed. Since the processing layer 2 is generally subjected to etching treatment, it is possible to surely obtain an etching pattern which is capable of preventing the etching mask from being deformed and having no shape collapse.

上述實施型態中,從圖2C所示之電漿蝕刻處理至圖2H所示之電漿灰化處理為止,雖切換供給所使用之氣體種類,但係於圖1所示之電漿蝕刻處理裝置22內連續地進行。然而,不限於此形態,從圖2C所示之處理至圖2H所示之處理之中,亦可僅將一部分處理於圖1所示之電漿蝕刻處理裝置22內進行,其他處理則於別的處理裝置進行。例如,亦可將電漿蝕刻處理、電漿CVD處理、以及電漿灰化處理分別於專用之處理裝置進行。或亦可將從圖2C所示之處理至圖2H所示之處理之各個處理步驟,分別於不同處理裝置進行。In the above embodiment, from the plasma etching treatment shown in FIG. 2C to the plasma ashing treatment shown in FIG. 2H, the type of gas used for the supply is switched, but the plasma etching treatment shown in FIG. The device 22 is continuously performed. However, the present invention is not limited to this embodiment. From the processing shown in FIG. 2C to the processing shown in FIG. 2H, only a part of the processing may be performed in the plasma etching processing apparatus 22 shown in FIG. 1, and other processing may be performed. The processing device is carried out. For example, the plasma etching treatment, the plasma CVD treatment, and the plasma ashing treatment may be performed separately in a dedicated processing apparatus. Alternatively, the processing steps from the processing shown in FIG. 2C to the processing shown in FIG. 2H may be performed on different processing devices.

<第二實施形態><Second embodiment>

其次,說明本發明之第二實施形態。Next, a second embodiment of the present invention will be described.

圖3A至圖3H係表示本發明之蝕刻方法之第二實施形態的步驟圖。前面所說明之第一實施形態中,從圖2C至圖2E所示之各步驟中,於形成蝕刻光罩10之後,除去露出於蝕刻用凹部8底部之反射防止膜4(參照圖2C),其次於整體表面堆積電漿耐性膜100(參照圖2D),接著除去位於蝕刻用凹部8底部之電漿耐性膜100(參照圖2E)。然而,不限於此形態,亦可先堆積電漿耐性膜100,其次再依序除去位於蝕刻用凹部8底部之電漿耐性膜100及反射防止膜4。亦即,本實施形態中,圖3A及圖3B所示之各步驟係分別與圖2A及圖2B所示之各步驟對應,當完成形成圖3B所示之蝕刻遮罩10後,如圖3C所示般,於蝕刻光罩10之整體表面形成電漿耐性膜100。3A to 3H are process diagrams showing a second embodiment of the etching method of the present invention. In the first embodiment described above, in each step shown in FIG. 2C to FIG. 2E, after the etching mask 10 is formed, the anti-reflection film 4 exposed to the bottom of the etching recess 8 is removed (see FIG. 2C). Next, the plasma resistant film 100 (see FIG. 2D) is deposited on the entire surface, and then the plasma resistant film 100 located at the bottom of the etching recess 8 is removed (see FIG. 2E). However, the plasma resistant film 100 may be deposited first, and then the plasma resistant film 100 and the anti-reflection film 4 located at the bottom of the etching recess 8 may be sequentially removed. That is, in the present embodiment, the steps shown in FIG. 3A and FIG. 3B correspond to the steps shown in FIG. 2A and FIG. 2B respectively. When the etching mask 10 shown in FIG. 3B is completed, as shown in FIG. 3C. As shown, the plasma resistant film 100 is formed on the entire surface of the etch mask 10.

接著,如圖3D所示般,除去堆積於蝕刻用凹部8底部之電漿耐性膜100,繼續如圖3E所示般,除去露出於蝕刻用凹部8底部之反射防止膜4。Next, as shown in FIG. 3D, the plasma-resistant film 100 deposited on the bottom of the etching recess 8 is removed, and the anti-reflection film 4 exposed to the bottom of the etching recess 8 is removed as shown in FIG. 3E.

此後於圖3F至圖3H所示之各步驟係分別與圖2F至圖2H所示之各步驟對應。Thereafter, the steps shown in FIGS. 3F to 3H correspond to the steps shown in FIGS. 2F to 2H, respectively.

以上方式之本實施形態中,亦可發揮與第一實施形態相同之作用效果。In the present embodiment of the above aspect, the same operational effects as those of the first embodiment can be exhibited.

此外,上述各實施形態中,雖舉使用矽氮化膜(SiN)作為電漿耐性膜100之情形為例加以說明,但不限於此。亦可使用例如SiCN膜、SiC膜、SiCO膜、Si膜等。此外,包含SiCN膜之此處所舉之各膜中,雖微量但亦有含氫之情形。該情形亦包含於本發明之範圍。又,於將含Si及C之膜以低溫(130℃以下)作為上述電漿耐性膜100來成膜時,至少使用三甲基矽烷較佳。Further, in each of the above embodiments, a case where a tantalum nitride film (SiN) is used as the plasma resistant film 100 will be described as an example, but the invention is not limited thereto. For example, a SiCN film, a SiC film, a SiCO film, a Si film, or the like can also be used. Further, in the films exemplified herein, which include the SiCN film, a small amount of hydrogen is also contained. This situation is also included in the scope of the invention. Further, when a film containing Si and C is formed at a low temperature (130 ° C or lower) as the plasma resistant film 100, at least trimethyl decane is preferably used.

於使用上述各膜作為電漿耐性膜100時,當以電漿蝕刻處理除去此等各膜時,與SiN膜之情形相同亦可使用CF4 氣體或CHF3 氣體。When each of the above films is used as the plasma resistant film 100, when these films are removed by plasma etching, CF 4 gas or CHF 3 gas may be used in the same manner as in the case of the SiN film.

又,上述各實施形態中,雖舉對作為被加工層2之由SiO2 構成之絕緣膜進行蝕刻之情形為例加以說明,但不限於此。將其他膜種之絕緣膜進行蝕刻之情形亦適用本發明。Further, in each of the above embodiments, the case where the insulating film made of SiO 2 as the processed layer 2 is etched is described as an example, but the present invention is not limited thereto. The case where the insulating film of another film type is etched is also applicable to the present invention.

進一步,不限於絕緣膜,例如將導電性之多晶矽膜作為被加工層2進行蝕刻時亦適用本發明。此時,作為電漿耐性膜100,在被加工層2為SiO2 膜時所可使用之先前所列舉的膜種中,除Si膜外均可使用。Further, the present invention is not limited to the insulating film. For example, when a conductive polysilicon film is etched as the processed layer 2, the present invention is also applicable. In this case, the plasma-resistant film 100 can be used in addition to the Si film, among the previously listed film types which can be used when the layer 2 to be processed is an SiO 2 film.

又,圖1所示之電漿處理裝置,不過只是表示其中一例。使用微波或高週波之其他所有電漿處理裝置均可適用本發明方法。Further, the plasma processing apparatus shown in Fig. 1 is merely an example. The method of the invention can be applied to all other plasma processing devices using microwaves or high frequencies.

進一步,被處理體係不限於半導體晶圓,LCD基板、玻璃基板、以及陶瓷基板等亦可作為被處理體而適用本發明。Further, the system to be processed is not limited to a semiconductor wafer, and the present invention can be applied as an object to be processed, such as an LCD substrate, a glass substrate, and a ceramic substrate.

2...被加工層2. . . Processed layer

4...反射防止膜4. . . Anti-reflection film

6...光阻層6. . . Photoresist layer

8...蝕刻用凹部8. . . Etching recess

10...蝕刻光罩10. . . Etching mask

10A...蝕刻光罩之蝕刻用凹部之開口部10A. . . Etching the opening of the recess for etching the mask

12...加工槽12. . . Processing tank

22...蝕刻裝置twenty two. . . Etching device

24...處理容器twenty four. . . Processing container

26...裝載台26. . . Loading station

28...支柱28. . . pillar

30...閘閥30. . . gate

32...排氣口32. . . exhaust vent

34...壓力控制閥34. . . Pressure control valve

36...真空泵36. . . Vacuum pump

38...排氣路徑38. . . Exhaust path

40...頂板40. . . roof

42...密封構件42. . . Sealing member

44...電漿形成手段44. . . Plasma formation means

46...平面天線構件46. . . Planar antenna member

48...慢波件48. . . Slow wave

50...導波箱50. . . Guide box

52...冷卻套52. . . Cooling sleeve

54...同軸導波管54. . . Coaxial waveguide

54A...同軸導波管之外管54A. . . Coaxial waveguide

54B...同軸導波管內部之導體54B. . . Conductor inside the coaxial waveguide

56...模式轉換器56. . . Mode converter

58...匹配電路58. . . Matching circuit

60...導波管60. . . Waveguide

62...微波產生器62. . . Microwave generator

64...槽64. . . groove

66...氣體導入手段66. . . Gas introduction means

70...升降銷70. . . Lift pin

72...伸縮體72. . . Telescopic body

74...升降桿74. . . Lifting rod

76...貫穿孔76. . . Through hole

78...加熱手段78. . . Heating means

80...配線80. . . Wiring

82...加熱器電源82. . . Heater power supply

84...靜電吸盤84. . . Electrostatic chuck

86...配線86. . . Wiring

88...直流電源88. . . DC power supply

89...高頻電源89. . . High frequency power supply

90...裝置控制部90. . . Device control unit

92...記憶媒體92. . . Memory media

100...電漿耐性膜100. . . Plasma resistant film

202...被加工層202. . . Processed layer

204...反射防止膜204. . . Anti-reflection film

206...光阻層206. . . Photoresist layer

208...蝕刻用凹部208. . . Etching recess

210...蝕刻光罩210. . . Etching mask

210A...蝕刻光罩之開口部210A. . . Etching the opening of the reticle

212...被加工層之加工槽212. . . Processing groove of processed layer

212A...被加工層之加工槽的開口部212A. . . Opening of the processing groove of the processed layer

H1...蝕刻用凹部之高度H1. . . Height of the recess for etching

S...處理空間S. . . Processing space

T1...電漿耐性膜之厚度T1. . . Thickness of plasma resistant film

T2...電漿耐性膜之厚度T2. . . Thickness of plasma resistant film

W...被處理體W. . . Object to be processed

W1...蝕刻用凹部之寬度W1. . . Width of the recess for etching

圖1係表示本發明之一實施形態之蝕刻裝置的概略截面圖。Fig. 1 is a schematic cross-sectional view showing an etching apparatus according to an embodiment of the present invention.

圖2A至圖2H係表示本發明之第一實施形態之蝕刻方法的步驟圖。2A to 2H are process diagrams showing an etching method according to the first embodiment of the present invention.

圖3A至圖3H係表示本發明之第二實施形態之蝕刻方法的步驟圖。3A to 3H are process diagrams showing an etching method according to a second embodiment of the present invention.

圖4A至圖4E係表示使用電漿之習知之蝕刻方法之例的步驟圖。4A to 4E are process diagrams showing an example of a conventional etching method using plasma.

2...被加工層2. . . Processed layer

4...反射防止膜4. . . Anti-reflection film

6...光阻層6. . . Photoresist layer

8...蝕刻用凹部8. . . Etching recess

10...蝕刻光罩10. . . Etching mask

10A...蝕刻用凹部之開口部10A. . . Opening portion of the recess for etching

12...加工槽12. . . Processing tank

100...電漿耐性膜100. . . Plasma resistant film

H1...蝕刻光罩高度之高度H1. . . Etching the height of the reticle height

T1...電漿耐性膜之厚度T1. . . Thickness of plasma resistant film

T2...電漿耐性膜之厚度T2. . . Thickness of plasma resistant film

W...被處理體W. . . Object to be processed

W1...蝕刻用凹部之寬度W1. . . Width of the recess for etching

Claims (6)

一種蝕刻方法,係將形成於被處理體表面之被加工層蝕刻,其特徵為具備:光阻形成步驟,其係於前述被處理體表面均勻地形成光阻層;光罩形成步驟,其係於前述光阻層形成既定之蝕刻用凹部,藉此形成圖案化之蝕刻光罩;電漿耐性膜形成步驟,其係包含前述蝕刻用凹部之底部及側面,於前述蝕刻光罩之整體表面形成電漿耐性膜;底部電漿耐性膜除去步驟,其係除去形成於前述蝕刻用凹部之底部的前述電漿耐性膜;以及正式蝕刻步驟,其係於前述底部電漿耐性膜除去步驟後,將前述蝕刻光罩作為光罩,以蝕刻前被加工層,形成於前蝕刻用凹部之底部之前述電漿耐性膜的厚度係比形成於前述蝕刻光罩之上面之前述電漿耐性膜的厚度薄,前述電漿耐性係以比前述蝕刻光罩之耐熱溫度低的溫度,藉由電漿CVD處理所形成,前述被加工層之表面係預先形成有反射防止膜。 An etching method for etching a layer to be processed formed on a surface of a target object, comprising: a photoresist forming step of uniformly forming a photoresist layer on a surface of the object to be processed; and a mask forming step Forming a predetermined etching recess in the photoresist layer to form a patterned etching mask; and a plasma resistant film forming step comprising forming a bottom portion and a side surface of the etching recess to form an entire surface of the etching mask a plasma resistant film; a bottom plasma resistant film removing step of removing the plasma resistant film formed on the bottom of the etching recess; and a formal etching step after the bottom plasma resistant film removing step The etch mask is used as a mask to etch a layer to be processed before, and the thickness of the plasma resistant film formed on the bottom of the front etching recess is thinner than the thickness of the plasma resistant film formed on the etch mask. The plasma resistance is formed by plasma CVD treatment at a temperature lower than a heat resistance temperature of the etching mask, and the surface of the processed layer is formed in advance. Reflection preventing film. 如申請專利範圍第1項所記載之蝕刻方法,其中,於前述電漿耐性膜形成步驟之前或之後,進行底部反射防止膜除去步驟,以除去位於前述蝕刻用凹部之底部的前述反射防止膜。 The etching method according to the first aspect of the invention, wherein the bottom anti-reflection film removing step is performed before or after the plasma-resistant film forming step to remove the anti-reflection film located at the bottom of the etching recess. 如申請專利範圍第1項所記載之蝕刻方法,其中,於前述正式蝕刻步驟之後,依序進行:除去前述電漿耐性膜之電漿耐膜除去步驟;以及除去前述光罩之光罩除去步驟。 The etching method according to the first aspect of the invention, wherein, after the main etching step, sequentially performing: a plasma film removal step of removing the plasma resistant film; and a mask removal step of removing the mask . 如申請專利範圍第1項所記載之蝕刻方法,其中, 前述電漿耐性膜形成步驟、前述底部電漿耐膜除去步驟、以及前述正式蝕刻步驟之一部分或全部,係於同一電漿處理裝置內進行。 An etching method as recited in claim 1, wherein Part or all of the plasma-resistant film forming step, the bottom plasma film-removing step, and the above-described main etching step are performed in the same plasma processing apparatus. 一種蝕刻裝置,係對被處理體施以既定之蝕刻處理,其特徵為具備:可抽成真空之處理容器;設於前述處理容器內,用來裝載被處理體之裝載台;將既定之氣體導入於前述處理容器內之氣體導入手段;於前述處理容器內,將前述既定之氣體電漿化之電漿化手段;以及控制前述氣體導入手段及前述電漿化手段之裝置控制部,俾進行下述步驟,亦即電漿耐性膜形成步驟,其係於被形成在前述被處理體之被加工層的表面上的蝕刻光罩之整體表面形成電漿耐性膜、底部電漿耐性膜除去步驟,其係除去形成於被形成在該蝕刻光罩上之蝕刻用凹部之底部的電漿耐性膜、正式蝕刻步驟內之一部份步驟或全部步驟,其係除蝕刻用凹部之底部外,將以電漿耐性膜覆蓋之前述蝕刻光罩作為光罩使用,來蝕刻前述被加工層。 An etching apparatus for applying a predetermined etching treatment to a target object, comprising: a processing container capable of being evacuated; a loading stage provided in the processing container for loading the object to be processed; and a predetermined gas; a gas introduction means introduced into the processing container; a plasma forming means for slurrying the predetermined gas in the processing container; and a device control unit for controlling the gas introducing means and the plasma forming means The following step, that is, a plasma resistant film forming step of forming a plasma resistant film on the entire surface of the etching mask formed on the surface of the processed layer of the object to be processed, and a bottom plasma resistant film removing step And removing a plasma-resistant film formed on the bottom of the etching recess formed on the etching mask, or a part or all of the steps in the main etching step, except for the bottom of the etching recess The etching mask covered with the plasma resistant film is used as a photomask to etch the processed layer. 一種記憶媒體,係記憶用以使電腦實施控制方法的電腦程式,該控制方法係用以控制具備:可抽成真空之處理容器;設於前述處理容器內,用來裝載被處理體之裝載台;將既定之氣體導入於前述處理容器內之氣體入手段;以及於前述處理容器內,將前述既定之氣體電漿化之電漿化手段之蝕刻裝置,而且控制前述氣體入手段及前述電漿化手段,俾進行下述步驟,亦即電漿耐性膜形成步驟,其係於被形成在前述被處理體之被加工層的表面上的蝕刻光 罩之整體表面形成電漿耐性膜、底部電漿耐性膜除去步驟,其係除去形成於被形成在該蝕刻光罩上之蝕刻用凹部之底部的電漿耐性膜、以及正式蝕刻步驟內之一部分步驟或全部步驟,其係除蝕刻用凹部之底部外,將以電漿耐性膜覆蓋之前述蝕刻光罩作為光罩使用,來蝕刻前述被加工層。 A memory medium for storing a computer program for causing a computer to implement a control method for controlling a processing container having a vacuum that can be evacuated; and a loading station for loading the object to be processed in the processing container a gas inlet means for introducing a predetermined gas into the processing container; and an etching device for plasmaizing the predetermined gas in the processing container, and controlling the gas inlet means and the plasma And a step of forming a plasma resistant film formed by etching light formed on a surface of the processed layer of the object to be processed Forming a plasma resistant film and a bottom plasma resistant film removing step on the entire surface of the cover, which removes the plasma resistant film formed on the bottom of the etching recess formed on the etching mask, and a part of the formal etching step In the step or the whole step, the processed layer is etched by using the etching mask covered with the plasma resistant film as a mask, except for the bottom of the etching recess.
TW095140285A 2005-10-31 2006-10-31 Etching apparatus and etching method TWI425565B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005317367A JP2007123766A (en) 2005-10-31 2005-10-31 Etching method, plasma processing apparatus, and storage medium

Publications (2)

Publication Number Publication Date
TW200729333A TW200729333A (en) 2007-08-01
TWI425565B true TWI425565B (en) 2014-02-01

Family

ID=38005686

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095140285A TWI425565B (en) 2005-10-31 2006-10-31 Etching apparatus and etching method

Country Status (6)

Country Link
US (1) US20090137125A1 (en)
JP (1) JP2007123766A (en)
KR (1) KR100967458B1 (en)
CN (1) CN101300667A (en)
TW (1) TWI425565B (en)
WO (1) WO2007052534A1 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8562785B2 (en) * 2011-05-31 2013-10-22 Lam Research Corporation Gas distribution showerhead for inductively coupled plasma etch reactor
US9245717B2 (en) 2011-05-31 2016-01-26 Lam Research Corporation Gas distribution system for ceramic showerhead of plasma etch reactor
JP6050944B2 (en) * 2012-04-05 2016-12-21 東京エレクトロン株式会社 Plasma etching method and plasma processing apparatus
JP6382055B2 (en) * 2014-10-07 2018-08-29 東京エレクトロン株式会社 Method for processing an object
JP6877290B2 (en) 2017-08-03 2021-05-26 東京エレクトロン株式会社 How to process the object to be processed
TWI812762B (en) * 2018-07-30 2023-08-21 日商東京威力科創股份有限公司 Method, device and system for processing object
CN110858541B (en) * 2018-08-24 2022-05-10 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and method of forming the same
CN110931354B (en) * 2018-09-19 2023-05-05 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and method for manufacturing semiconductor structure
TWI814173B (en) * 2020-12-14 2023-09-01 香港商金展科技有限公司 A method and system of forming an identifiable marking at an outer surface of a plurality of gemstones, and gemstones marked according to such a method
RU205508U1 (en) * 2021-03-11 2021-07-19 Акционерное общество "ГРУППА КРЕМНИЙ ЭЛ" EXPLOSIVE PHOTOLITHOGRAPHY MASK

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW367587B (en) * 1998-03-31 1999-08-21 Taiwan Semiconductor Mfg Co Ltd Manufacturing method for on-chip interconnected wiring without damage to inter-layer dielectric
WO2004003988A1 (en) * 2002-06-27 2004-01-08 Tokyo Electron Limited Plasma processing method
US20050103748A1 (en) * 2002-06-27 2005-05-19 Tokyo Electron Limited Plasma processing method

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4871630A (en) * 1986-10-28 1989-10-03 International Business Machines Corporation Mask using lithographic image size reduction
US5296410A (en) * 1992-12-16 1994-03-22 Samsung Electronics Co., Ltd. Method for separating fine patterns of a semiconductor device
JPH07106310A (en) * 1993-09-29 1995-04-21 Victor Co Of Japan Ltd Dry etching method
US5736296A (en) * 1994-04-25 1998-04-07 Tokyo Ohka Kogyo Co., Ltd. Positive resist composition comprising a mixture of two polyhydroxystyrenes having different acid cleavable groups and an acid generating compound
US7223676B2 (en) * 2002-06-05 2007-05-29 Applied Materials, Inc. Very low temperature CVD process with independently variable conformality, stress and composition of the CVD layer
US6831742B1 (en) * 2000-10-23 2004-12-14 Applied Materials, Inc Monitoring substrate processing using reflected radiation
US6750150B2 (en) * 2001-10-18 2004-06-15 Macronix International Co., Ltd. Method for reducing dimensions between patterns on a photoresist
KR100928098B1 (en) * 2002-12-24 2009-11-24 동부일렉트로닉스 주식회사 Metal line formation method using oxide film
US7015885B2 (en) * 2003-03-22 2006-03-21 Active Optical Networks, Inc. MEMS devices monolithically integrated with drive and control circuitry
JP2004319972A (en) * 2003-03-31 2004-11-11 Tokyo Electron Ltd Etching method and etching apparatus
DE102005020132B4 (en) * 2005-04-29 2011-01-27 Advanced Micro Devices, Inc., Sunnyvale Technique for the production of self-aligned feedthroughs in a metallization layer

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW367587B (en) * 1998-03-31 1999-08-21 Taiwan Semiconductor Mfg Co Ltd Manufacturing method for on-chip interconnected wiring without damage to inter-layer dielectric
WO2004003988A1 (en) * 2002-06-27 2004-01-08 Tokyo Electron Limited Plasma processing method
US20050103748A1 (en) * 2002-06-27 2005-05-19 Tokyo Electron Limited Plasma processing method

Also Published As

Publication number Publication date
TW200729333A (en) 2007-08-01
KR20080054430A (en) 2008-06-17
WO2007052534A1 (en) 2007-05-10
CN101300667A (en) 2008-11-05
US20090137125A1 (en) 2009-05-28
JP2007123766A (en) 2007-05-17
KR100967458B1 (en) 2010-07-01

Similar Documents

Publication Publication Date Title
US7842617B2 (en) Etching method and etching apparatus
US9299577B2 (en) Methods for etching a dielectric barrier layer in a dual damascene structure
JP5922041B2 (en) Apparatus and method for periodic oxidation and etching
KR101744625B1 (en) Etching method
JP5921448B2 (en) Apparatus and method for periodic oxidation and etching
CN102089867B (en) Plasma processing apparatus
TWI576914B (en) Pattern forming method and substrate processing system
US8119530B2 (en) Pattern forming method and semiconductor device manufacturing method
TWI492297B (en) Plasma etching method, manufacturing method of semiconductor device, and plasma etching device
WO2009084194A1 (en) Etching method for metal film and metal oxide film, and manufacturing method for semiconductor device
TWI587389B (en) Substrate processing method
JP2013522882A (en) Apparatus and method for periodic oxidation and etching
KR101333352B1 (en) Etching method and device
CN101667543A (en) Plasma processing method and resist pattern modifying method
TWI425565B (en) Etching apparatus and etching method
KR101070568B1 (en) Method for forming silicon oxide film, plasma processing apparatus and storage medium
EP0945896B1 (en) Plasma etching method
US20150064921A1 (en) Low temperature plasma anneal process for sublimative etch processes
US20220351946A1 (en) Method for forming semiconductor device structure
US11289325B2 (en) Radiation of substrates during processing and systems thereof
JP7667167B2 (en) Core Removal
JPH10335308A (en) Plasma treating method
CN102549756B (en) Semiconductor device, its manufacturing method and its manufacturing device
JP7714633B2 (en) Substrate processing method and substrate processing apparatus
KR20250023718A (en) Substrate processing method and substrate processing apparatus

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees