[go: up one dir, main page]

TWI469466B - Power converter with short circuit protection - Google Patents

Power converter with short circuit protection Download PDF

Info

Publication number
TWI469466B
TWI469466B TW101136107A TW101136107A TWI469466B TW I469466 B TWI469466 B TW I469466B TW 101136107 A TW101136107 A TW 101136107A TW 101136107 A TW101136107 A TW 101136107A TW I469466 B TWI469466 B TW I469466B
Authority
TW
Taiwan
Prior art keywords
coupled
package pin
package
type transistor
power converter
Prior art date
Application number
TW101136107A
Other languages
Chinese (zh)
Other versions
TW201414124A (en
Inventor
Wen Chi Wang
Shao Ming Sun
Original Assignee
Richtek Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Richtek Technology Corp filed Critical Richtek Technology Corp
Priority to TW101136107A priority Critical patent/TWI469466B/en
Publication of TW201414124A publication Critical patent/TW201414124A/en
Application granted granted Critical
Publication of TWI469466B publication Critical patent/TWI469466B/en

Links

Landscapes

  • Inverter Devices (AREA)
  • Power Conversion In General (AREA)
  • Dc-Dc Converters (AREA)

Description

具有短路保護功能的電源轉換器Power converter with short circuit protection

本發明有關一種電源轉換器,尤指一種具有短路保護功能的電源轉換器。The invention relates to a power converter, in particular to a power converter with short circuit protection.

隨著半導體技術的進步,許多電源轉換器的晶片也能夠應用於操作電壓較高的應用中。在某些電源轉換器晶片中,各個電路區塊的操作電壓不同,因此,可以依據各個電路區塊的操作電壓而分別決定是否採取耐高電壓的元件,以達到節約能源、降低成本以及環保的考量。With advances in semiconductor technology, many power converter chips can also be used in applications with higher operating voltages. In some power converter chips, the operating voltages of the various circuit blocks are different. Therefore, it is possible to determine whether to adopt high-voltage-resistant components according to the operating voltage of each circuit block, thereby achieving energy saving, cost reduction, and environmental protection. Consideration.

在某些操作電壓較高的電源轉換器中,會採用N型金屬氧化物半導體電晶體(N type MOS transistor)同時做為功率級(power stage)的高端(high side)電晶體及低端(low side)電晶體。雖然功率級的N型金屬氧化物半導體電晶體需要採用耐高壓的元件,然而N型金屬氧化物半導體電晶體的控制電路通常僅需要操作於數個伏特的電壓範圍,而不需要採用耐高壓的元件以節省能源及硬體成本。In some power converters with higher operating voltages, N-type MOS transistors are used as high-side transistors and low-end transistors for the power stage. Low side) transistor. Although a power-grade N-type metal-oxide-semiconductor transistor requires a high-voltage-resistant component, the control circuit of the N-type metal-oxide-semiconductor transistor generally only needs to operate in a voltage range of several volts, without requiring high-voltage resistance. Components to save energy and hardware costs.

然而,這些電源轉換器在進行晶片封裝、裝設於電路板或是耦接其他電路元件時,若這些不耐高電壓的電路區塊不慎短路至其他的封裝接腳或是操作於高壓的電路區塊,而使這些不耐高電壓的電路區塊耦接至較高的電壓時,不但會造成這些電路區塊的毀損,甚至可能還造成其他電路元件的毀損。However, when these power converters are packaged on a circuit board, mounted on a circuit board, or coupled to other circuit components, if these high-voltage circuit blocks are inadvertently short-circuited to other package pins or operated at high voltage Circuit blocks, when these high-voltage-resistant circuit blocks are coupled to higher voltages, will not only cause damage to these circuit blocks, but may even cause damage to other circuit components.

有鑑於此,如何減輕或消除上述相關領域中不耐高電壓的電路區塊因不慎耦接至高電壓時所造成的損害,實為業界有待解決的問題。In view of this, how to reduce or eliminate the damage caused by the circuit block that is not resistant to high voltage in the above related field due to inadvertent coupling to a high voltage is a problem to be solved in the industry.

本說明書提供一種電源轉換器的實施例,用以設置於一晶片封裝中;該晶片封裝包含用以耦接至一第一電位的一第一封裝接腳、用以耦接至一第二電位的一第二封裝接腳、一第三封裝接腳及用以耦接至一負載的一第四封裝接腳;該電源轉換器包含:一第一N型電晶體,其包含一汲極耦接於該第一封裝接腳以及一源極耦接於該第四封裝接腳;一第二N型電晶體,其包含一汲極耦接於該第四封裝接腳以及一源極耦接於該第二封裝接腳;一第一驅動電路,其包含一輸出端耦接於該第一N型電晶體的一控制端,以設置該第一N型電晶體的導通狀態;一第二驅動電路,其包含一輸出端耦接於該第二N型電晶體的一控制端,以設置該第二N型電晶體的導通狀態;一開關,耦接於該第三封裝接腳及該第一驅動電路之間;以及一短路保護電路,耦接於該開關、該第三封裝接腳及該第四封裝接腳;其中一電壓源電路會對耦接於該第三封裝接腳及該第四封裝接腳之間的一電容進行充電;並且當該第三封裝接腳及該第四封裝接腳之間的一電壓差值大於一第一預設值時,該短路保護電路會將該開關設置為不導通。The present specification provides an embodiment of a power converter for being disposed in a chip package. The chip package includes a first package pin coupled to a first potential for coupling to a second potential. a second package pin, a third package pin and a fourth package pin for coupling to a load; the power converter comprises: a first N-type transistor, comprising a drain coupling Connected to the first package pin and a source coupled to the fourth package pin; a second N-type transistor including a drain coupled to the fourth package pin and a source coupled In the second package pin, a first driving circuit includes an output end coupled to a control end of the first N-type transistor to set a conductive state of the first N-type transistor; The driving circuit includes an output end coupled to a control end of the second N-type transistor to set an on state of the second N-type transistor; a switch coupled to the third package pin and the a first driving circuit; and a short circuit protection circuit coupled to the switch and the third package And the fourth package pin; wherein the voltage source circuit charges a capacitor coupled between the third package pin and the fourth package pin; and when the third package pin and the first When a voltage difference between the four package pins is greater than a first predetermined value, the short circuit protection circuit sets the switch to be non-conductive.

本說明書另提供一種電源轉換器的實施例,用以設置於一晶片封裝中;該晶片封裝包含用以耦接至一第一電位的一第一封裝接腳、用以耦接至一第二電位的一第二封裝接腳、一第三封裝接腳及用以耦接至一負載的一第四封裝接腳;該電源轉換器包含:一第一N型電晶體,其包含一汲極耦接於該第一封裝接腳以及一源極耦接於該第四封裝接腳;一第二N型電晶體,其包含一汲極耦接於該第四封裝接腳以及一源極耦接於該第二封裝接腳;一第一驅動電路,其包含一輸出端耦接於該第一N型電晶體的一控制端,以設置該第一N型電晶體的導通狀態;一第二驅動電路,其包含一輸出端耦接於該第二N型電晶體的一控制端,以設置該第二N型電晶體的導通狀態;以及一短路保護電路,耦接於該開關、該第三封裝接腳及該第四封裝接腳;其中一電壓源電路會對耦接於該第三封裝接腳及該第四封裝接腳之間的一電容進行充電;並且當該第三封裝接腳及該第四封裝接腳之間的一電壓差值大於一第一預設值時,該短路保護電路會將該第二N型電晶體設置為不導通。The present specification further provides an embodiment of a power converter for being disposed in a chip package. The chip package includes a first package pin for coupling to a first potential for coupling to a second a second package pin of the potential, a third package pin and a fourth package pin for coupling to a load; the power converter comprises: a first N-type transistor comprising a drain The second package is coupled to the first package pin and the source is coupled to the fourth package pin; a second N-type transistor includes a drain coupled to the fourth package pin and a source coupling Connected to the second package pin; a first driving circuit includes an output end coupled to a control end of the first N-type transistor to set a conductive state of the first N-type transistor; a driving circuit, comprising: an output end coupled to a control end of the second N-type transistor to set an on state of the second N-type transistor; and a short circuit protection circuit coupled to the switch, the a third package pin and the fourth package pin; wherein a voltage source circuit is coupled to the And charging a capacitor between the third package pin and the fourth package pin; and when a voltage difference between the third package pin and the fourth package pin is greater than a first preset value, The short circuit protection circuit sets the second N-type transistor to be non-conductive.

本說明書另提供一種電源轉換器的實施例,用以設置於一晶片封裝中;該晶片封裝包含用以耦接至一第一電位的一第一封裝接腳、用以耦接至一第二電位的一第二封裝接腳、一第三封裝接腳及用以耦接至一負載的一第四封裝接腳;該電源轉換器包含:一第一N型電晶體,其包含一汲極耦接於該第一封裝接腳以及一源極耦接於該第四封裝接腳;一第二N型電晶體,其包含一汲極耦接於該第四封裝接腳以及一源極耦接於該第二封裝接腳;一第一驅動電路,其包含一輸出端耦接於該第一N型電晶體的一控制端,以設置該第一N型電晶體的導通狀態;一第二驅動電路,其包含一輸出端耦接於該第二N型電晶體的一控制端,以設置該第二N型電晶體的導通狀態;一開關,耦接於該第三封裝接腳及該第一驅動電路之間;以及一短路保護電路,耦接於該開關、該第一封裝接腳及該第三封裝接腳;其中一電壓源電路會對耦接於該第三封裝接腳及該第四封裝接腳之間的一電容進行充電;並且當該第一封裝接腳及該第三封裝接腳之間的一電壓差值小於一第二預設值時,該短路保護電路會將該開關設置為不導通。The present specification further provides an embodiment of a power converter for being disposed in a chip package. The chip package includes a first package pin for coupling to a first potential for coupling to a second a second package pin of the potential, a third package pin and a fourth package pin for coupling to a load; the power converter comprises: a first N-type transistor comprising a drain The second package is coupled to the first package pin and the source is coupled to the fourth package pin; a second N-type transistor includes a drain coupled to the fourth package pin and a source coupling Connected to the second package pin; a first driving circuit includes an output end coupled to a control end of the first N-type transistor to set a conductive state of the first N-type transistor; The second driving circuit includes an output end coupled to a control end of the second N-type transistor to set an on state of the second N-type transistor; a switch coupled to the third package pin and Between the first driving circuit and a short circuit protection circuit coupled to the switch, the first package And a third package pin; wherein a voltage source circuit charges a capacitor coupled between the third package pin and the fourth package pin; and when the first package pin and the When a voltage difference between the third package pins is less than a second predetermined value, the short circuit protection circuit sets the switch to be non-conductive.

本說明書另提供一種電源轉換器的實施例,用以設置於一晶片封裝中;該晶片封裝包含用以耦接至一第一電位的一第一封裝接腳、用以耦接至一第二電位的一第二封裝接腳、一第三封裝接腳及用以耦接至一負載的一第四封裝接腳;該電源轉換器包含:一第一N型電晶體,其包含一汲極耦接於該第一封裝接腳以及一源極耦接於該第四封裝接腳;一第二N型電晶體,其包含一汲極耦接於該第四封裝接腳以及一源極耦接於該第二封裝接腳;一第一驅動電路,其包含一輸出端耦接於該第一N型電晶體的一控制端,以設置該第一N型電晶體的導通狀態;一第二驅動電路,其包含一輸出端耦接於該第二N型電晶體的一控制端,以設置該第二N型電晶體的導通狀態;以及一短路保護電路,耦接於該開關、該第一封裝接腳及該第三封裝接腳;其中一電壓源電路會對耦接於該第三封裝接腳及該第四封裝接腳之間的一電容進行充電;並且當該第一封裝接腳及該第三封裝接腳之間的一電壓差值小於一第二預設值時,該短路保護電路會將該第二N型電晶體設置為不導通。The present specification further provides an embodiment of a power converter for being disposed in a chip package. The chip package includes a first package pin for coupling to a first potential for coupling to a second a second package pin of the potential, a third package pin and a fourth package pin for coupling to a load; the power converter comprises: a first N-type transistor comprising a drain The second package is coupled to the first package pin and the source is coupled to the fourth package pin; a second N-type transistor includes a drain coupled to the fourth package pin and a source coupling Connected to the second package pin; a first driving circuit includes an output end coupled to a control end of the first N-type transistor to set a conductive state of the first N-type transistor; a driving circuit, comprising: an output end coupled to a control end of the second N-type transistor to set an on state of the second N-type transistor; and a short circuit protection circuit coupled to the switch, the a first package pin and the third package pin; wherein a voltage source circuit is coupled to the And charging a capacitor between the third package pin and the fourth package pin; and when a voltage difference between the first package pin and the third package pin is less than a second preset value, The short circuit protection circuit sets the second N-type transistor to be non-conductive.

本說明書另提供一種電源轉換器的實施例,用以設置於一晶片封裝中;該晶片封裝包含用以耦接至一第一電位的一第一封裝接腳、用以耦接至一第二電位的一第二封裝接腳、一第三封裝接腳及用以耦接至一負載的一第四封裝接腳;該電源轉換器包含:一第一N型電晶體,其包含一汲極耦接於該第一封裝接腳以及一源極耦接於該第四封裝接腳;一第二N型電晶體,其包含一汲極耦接於該第四封裝接腳以及一源極耦接於該第二封裝接腳;一第一驅動電路,其包含一輸出端耦接於該第一N型電晶體的一控制端,以設置該第一N型電晶體的導通狀態;一第二驅動電路,其包含一輸出端耦接於該第二N型電晶體的一控制端,以設置該第二N型電晶體的導通狀態;一開關,耦接於該第三封裝接腳及該第一驅動電路之間;以及一短路保護電路,耦接於該第二N型電晶體的該控制端及該源極;其中一電壓源電路會對耦接於該第三封裝接腳及該第四封裝接腳之間的一電容進行充電;並且當該第二N型電晶體的該控制端及該源極之間的一電壓差值大於一第三預設值時,該短路保護電路會將該開關設置為不導通。The present specification further provides an embodiment of a power converter for being disposed in a chip package. The chip package includes a first package pin for coupling to a first potential for coupling to a second a second package pin of the potential, a third package pin and a fourth package pin for coupling to a load; the power converter comprises: a first N-type transistor comprising a drain The second package is coupled to the first package pin and the source is coupled to the fourth package pin; a second N-type transistor includes a drain coupled to the fourth package pin and a source coupling Connected to the second package pin; a first driving circuit includes an output end coupled to a control end of the first N-type transistor to set a conductive state of the first N-type transistor; The second driving circuit includes an output end coupled to a control end of the second N-type transistor to set an on state of the second N-type transistor; a switch coupled to the third package pin and Between the first driving circuits; and a short circuit protection circuit coupled to the second N-type transistor a control terminal and the source; wherein a voltage source circuit charges a capacitor coupled between the third package pin and the fourth package pin; and when the second N-type transistor is controlled When a voltage difference between the terminal and the source is greater than a third predetermined value, the short circuit protection circuit sets the switch to be non-conductive.

上述實施例的優點之一是當電源轉換器中不耐高壓的電路區塊不慎耦接至高電壓時,能夠保護這些不耐高壓的電路區塊,而避免元件的毀損。上述實施例的另一優點是不但能夠節約能源及硬體成本,並且能夠兼顧電源轉換器的安全性。本發明的其他優點將藉由以下的說明和圖式進行更詳細的解說。One of the advantages of the above embodiment is that when a circuit block that is not resistant to high voltage in the power converter is inadvertently coupled to a high voltage, it is possible to protect these circuit blocks that are not resistant to high voltage and avoid damage of the components. Another advantage of the above embodiment is that it not only saves energy and hardware costs, but also balances the safety of the power converter. Other advantages of the invention will be explained in more detail by the following description and drawings.

以下將配合相關圖式來說明本發明的實施例。在圖式中,相同的標號表示相同或類似的元件或流程步驟。Embodiments of the present invention will be described below in conjunction with the associated drawings. In the drawings, the same reference numerals are used to refer to the same or similar elements or process steps.

圖1為本發明一實施例的電源轉換器100簡化後的功能方塊圖。電源轉換器100包含第一N型電晶體110、第二N型電晶體120、第一驅動電路130、第二驅動電路140、開關150、電壓源電路160以及短路保護電路170。1 is a simplified functional block diagram of a power converter 100 in accordance with an embodiment of the present invention. The power converter 100 includes a first N-type transistor 110, a second N-type transistor 120, a first driving circuit 130, a second driving circuit 140, a switch 150, a voltage source circuit 160, and a short-circuit protection circuit 170.

在本實施例中,電源轉換器100採用積體電路封裝(integrated circuit package)的方式實施,電源轉換器100的積體電路封裝包含第一封裝接腳PVDD、第二封裝接腳PGND、第三封裝接腳PBST及第四封裝接腳POUT。此外,電容190耦接於封裝接腳PVDD和PBST之間,而電源轉換器100會藉由封裝接腳POUT向負載199供電。In this embodiment, the power converter 100 is implemented by means of an integrated circuit package. The integrated circuit package of the power converter 100 includes a first package pin PVDD, a second package pin PGND, and a third. The package pin PBST and the fourth package pin POUT. In addition, the capacitor 190 is coupled between the package pins PVDD and PBST, and the power converter 100 supplies power to the load 199 through the package pin POUT.

為簡潔起見,圖1中的元件與連接關係已經過簡化或省略。例如,在某些應用中,電源轉換器100和負載199間設置的電感和電容等元件,並未繪示於圖1中,而電源轉換器100的其他電路區塊或者封裝接腳(pin)也未繪示於圖1中,以便於說明。For the sake of brevity, the components and connections in Figure 1 have been simplified or omitted. For example, in some applications, components such as inductors and capacitors disposed between power converter 100 and load 199 are not shown in FIG. 1, and other circuit blocks or package pins of power converter 100 are shown. It is also not shown in Figure 1 for ease of explanation.

電源轉換器100會通過封裝接腳PVDD耦接於第一電位,通過封裝接腳PGND耦接於第二電位。例如,在一實施例中,電源轉換器100可以通過封裝接腳PGND而耦接於接地端的電位,而通過封裝接腳PVDD所耦接的電位相對於接地端的電位而言為24伏特。The power converter 100 is coupled to the first potential through the package pin PVDD and to the second potential through the package pin PGND. For example, in one embodiment, the power converter 100 can be coupled to the ground potential through the package pin PGND, and the potential coupled through the package pin PVDD is 24 volts with respect to the potential of the ground terminal.

電晶體110和120為電源轉換器的功率級,電晶體110的汲極(drain)耦接於封裝接腳PVDD,電晶體110的源極(source)耦接於電晶體120的汲極及封裝接腳POUT,電晶體120的源極耦接於封裝接腳PGND。The transistors 110 and 120 are power stages of the power converter, the drain of the transistor 110 is coupled to the package pin PVDD, and the source of the transistor 110 is coupled to the drain of the transistor 120 and the package. The pin of the transistor 120 is coupled to the package pin PGND.

驅動電路130的第一端通過開關150而耦接於電壓源電路160及封裝接腳PBST,驅動電路130的第二端耦接於電晶體110的源極及封裝接腳POUT,而驅動電路130的輸出端耦接於電晶體110的閘極(gate),以控制電晶體110的導通狀態。例如,驅動電路130包含電壓緩衝器(voltage buffer),而能夠依據脈寬調變信號產生器所產生的脈寬調變信號(pulse width modulation signal)而驅動電晶體110。The first end of the driving circuit 130 is coupled to the voltage source circuit 160 and the package pin PBST through the switch 150. The second end of the driving circuit 130 is coupled to the source of the transistor 110 and the package pin POUT, and the driving circuit 130 The output end is coupled to the gate of the transistor 110 to control the conduction state of the transistor 110. For example, the drive circuit 130 includes a voltage buffer, and the transistor 110 can be driven in accordance with a pulse width modulation signal generated by the pulse width modulation signal generator.

驅動電路140的第一端耦接於第三電位Vd(例如,相對於封裝接腳PGND的電位而言,為5伏特),驅動電路140的第二端耦接於封裝接腳PGND,而驅動電路140的輸出端耦接於電晶體120的閘極,以控制電晶體120的導通狀態。The first end of the driving circuit 140 is coupled to the third potential Vd (for example, 5 volts with respect to the potential of the package pin PGND), and the second end of the driving circuit 140 is coupled to the package pin PGND, and is driven. The output of the circuit 140 is coupled to the gate of the transistor 120 to control the conduction state of the transistor 120.

在圖1的實施例中,由於電晶體110和120會運作於較高的電壓狀態(例如,24伏特),因此電晶體110和120需要採用能夠承受較高電壓的元件。驅動電路130和140僅需運作於較低的電壓(例如,5伏特)就能用於設置電晶體110和120的導通狀態,而不需採用承受較高電壓的元件,而能夠節省硬體面積及節省能源。In the embodiment of Figure 1, since transistors 110 and 120 will operate at a higher voltage state (e.g., 24 volts), transistors 110 and 120 need to employ components capable of withstanding higher voltages. The drive circuits 130 and 140 need only operate at a lower voltage (for example, 5 volts) to set the conduction states of the transistors 110 and 120 without using components that withstand higher voltages, thereby saving hardware area. And save energy.

電壓源電路160可以通過封裝接腳PBST而對電容190進行充放電,使電容190兩端的電壓差值Vc成為預設的電壓值(例如,5伏特)。當開關150導通時,驅動電路130即能夠依據電容190兩端的電壓差值Vc而進行運作,以控制電晶體110的導通狀態。The voltage source circuit 160 can charge and discharge the capacitor 190 through the package pin PBST, so that the voltage difference Vc across the capacitor 190 becomes a preset voltage value (for example, 5 volts). When the switch 150 is turned on, the driving circuit 130 can operate according to the voltage difference Vc across the capacitor 190 to control the conduction state of the transistor 110.

短路保護電路170耦接於封裝接腳PBST和POUT之間,當短路保護電路170偵測到封裝接腳PBST和POUT間的電壓差值大於第一預設值時,代表封裝接腳PBST間可能不慎短路至封裝接腳PVDD或其他較高的電位,而使封裝接腳PBST耦接至過高的電壓。因此,短路保護電路170會將開關150設置為不導通,使驅動電路130不會因為耦接至過高的電壓而毀損。例如,開關150可以採用電晶體的方式實施。在其他實施例中,開關150也可以採用耐高壓的電晶體或是其他耐高壓的開關裝置等方式實施,以避免當開關150耦接至過高的電壓而毀損。The short circuit protection circuit 170 is coupled between the package pins PBST and POUT. When the short circuit protection circuit 170 detects that the voltage difference between the package pins PBST and POUT is greater than the first preset value, it may represent between the package pins PBST. Inadvertently shorting to the package pin PVDD or other higher potential, the package pin PBST is coupled to an excessively high voltage. Therefore, the short circuit protection circuit 170 sets the switch 150 to be non-conductive, so that the drive circuit 130 is not damaged by being coupled to an excessive voltage. For example, the switch 150 can be implemented in the form of a transistor. In other embodiments, the switch 150 can also be implemented by using a high voltage resistant transistor or other high voltage resistant switching device to avoid damage when the switch 150 is coupled to an excessive voltage.

短路保護電路170可以包含電壓形式的比較電路、電流形式的比較電路及/或電流鏡電路等方式實施,當封裝接腳PBST和POUT間的電壓差值大於第一預設值時,會對應地產生控制信號而將開關150設置為不導通。例如,在一實施例中,開關150採用MOS電晶體的方式實施,而短路保護電路170採用電流鏡電路的方式實施,當封裝接腳PBST和POUT間的電壓差值大於第一預設值,短路保護電路170會迅速地導通電流而使開關150的控制端(MOS電晶體的閘極)成為低電位的狀態,以使開關150呈現不導通的狀態,而能保護驅動電路130不會因為耦接至過高的電壓而毀損。The short circuit protection circuit 170 may be implemented by a comparison circuit in the form of a voltage, a comparison circuit in the form of a current, and/or a current mirror circuit. When the voltage difference between the package pins PBST and POUT is greater than the first preset value, correspondingly A control signal is generated to set switch 150 to be non-conducting. For example, in one embodiment, the switch 150 is implemented by using a MOS transistor, and the short circuit protection circuit 170 is implemented by using a current mirror circuit. When the voltage difference between the package pins PBST and POUT is greater than a first preset value, The short circuit protection circuit 170 rapidly turns on the current to make the control terminal (the gate of the MOS transistor) of the switch 150 a low potential state, so that the switch 150 assumes a non-conducting state, and the driving circuit 130 can be protected from the coupling. Connected to excessive voltage and damaged.

在另一實施例中,短路保護電路170也可以設置為耦接於封裝接腳PVDD和PBST之間(未繪示於圖1),當短路保護電路170偵測到封裝接腳PVDD和PBST間的電壓差值小於第二預設值時,代表封裝接腳PVDD和PBST間可能不慎短路等情形,而使封裝接腳PBST耦接至過高的電壓。因此,短路保護電路170會將開關150設置為不導通,使驅動電路130不會因為耦接至過高的電壓而毀損。此外,可以依據各個電路元件的電氣特性或其他設計考量,而將第一預設值和第二預設值設置為相同或不相同。In another embodiment, the short circuit protection circuit 170 can also be disposed between the package pins PVDD and PBST (not shown in FIG. 1). When the short circuit protection circuit 170 detects the package pins PVDD and PBST, When the voltage difference is less than the second preset value, it may represent a situation in which the package pin PVDD and the PBST may be inadvertently short-circuited, and the package pin PBST is coupled to an excessive voltage. Therefore, the short circuit protection circuit 170 sets the switch 150 to be non-conductive, so that the drive circuit 130 is not damaged by being coupled to an excessive voltage. In addition, the first preset value and the second preset value may be set to be the same or different depending on electrical characteristics of the respective circuit elements or other design considerations.

圖2為本發明另一實施例的電源轉換器200簡化後的功能方塊圖。與電源轉換器100相似,電源轉換器200包含第一N型電晶體110、第二N型電晶體120、第一驅動電路130、第二驅動電路140、電壓源電路160以及短路保護電路170,這些元件的功能、運作方式以及變化形已於前述段落進行說明,因此不再贅述。此外,電源轉換器200還包含耐高壓電晶體250、設置於驅動電路130和電晶體110之間的第一邏輯電路280、以及設置於驅動電路140和電晶體120之間的第二邏輯電路281。FIG. 2 is a simplified functional block diagram of a power converter 200 according to another embodiment of the present invention. Similar to the power converter 100, the power converter 200 includes a first N-type transistor 110, a second N-type transistor 120, a first driving circuit 130, a second driving circuit 140, a voltage source circuit 160, and a short-circuit protection circuit 170, The function, operation and variations of these components are described in the preceding paragraphs and therefore will not be described again. In addition, the power converter 200 further includes a high voltage resistant transistor 250, a first logic circuit 280 disposed between the driving circuit 130 and the transistor 110, and a second logic circuit disposed between the driving circuit 140 and the transistor 120. 281.

邏輯電路280和281分別可以包含一個或多個電路元件,例如,使用電晶體或且閘(AND gate)電路等電路架構。當正常運作時(即封裝接腳PBST所耦接的電位位於預設的電壓範圍內),邏輯電路280會導通而使驅動電路130耦接至電晶體110的閘極,而邏輯電路281會導通而使驅動電路140耦接至電電晶體120的閘極。因此,電晶體110和120能分別依據驅動電路130和140的設置而呈現導通或不導通。當封裝接腳PBST耦接至不正常的電位時(例如,封裝接腳PBST和POUT間的電壓差值大於第一預設值,或者封裝接腳PVDD和PBST之間的電壓差值小於第二預設值等情形),短路保護電路170會設置邏輯電路280及/或邏輯電路281,以使電晶體110及/或電晶體120呈現不導通狀態,而能夠使驅動電路130不會承受到過高的電壓而毀損。Logic circuits 280 and 281 may each comprise one or more circuit elements, for example, using a circuit architecture such as a transistor or an AND gate circuit. When the operation is normal (that is, the potential of the package pin PBST is within a preset voltage range), the logic circuit 280 is turned on to couple the driving circuit 130 to the gate of the transistor 110, and the logic circuit 281 is turned on. The driving circuit 140 is coupled to the gate of the electric transistor 120. Therefore, the transistors 110 and 120 can be rendered conductive or non-conducting depending on the settings of the driving circuits 130 and 140, respectively. When the package pin PBST is coupled to an abnormal potential (for example, the voltage difference between the package pins PBST and POUT is greater than the first preset value, or the voltage difference between the package pins PVDD and PBST is less than the second In the case of a preset value or the like, the short circuit protection circuit 170 may provide the logic circuit 280 and/or the logic circuit 281 to make the transistor 110 and/or the transistor 120 be in a non-conducting state, and the driving circuit 130 may not be subjected to the driving circuit 130. High voltage and damage.

例如,在一實施例中,邏輯電路280和281分別使用且閘電路實施,邏輯電路280會將驅動電路130的輸出與短路保護電路170的輸出經過「且」(AND)的運算後輸出至電晶體110的閘極,而邏輯電路281會將驅動電路140的輸出與短路保護電路170的輸出經過「且」的運算後輸出至電晶體120的閘極。當正常運作時,封裝接腳PBST和POUT間的電壓差值會小於第一預設值(或者當封裝接腳PVDD和PBST之間的電壓差值大於第二預設值等情形),短路保護電路170會分別輸出高電位的輸出信號至邏輯電路280和281,驅動電路130和140的輸出信號與高電位的信號進行「且」的運算後會分別用以設置電晶體110和120的導通狀態。當封裝接腳PBST耦接至不正常的電位時,封裝接腳PBST和POUT間的電壓差值會大於第一預設值(或者當封裝接腳PVDD和PBST之間的電壓差值小於第二預設值等情形),代表封裝接腳PBST可能不慎耦接至封裝接腳PVDD或其他較高的電位,短路保護電路170會分別輸出低電位的輸出信號至邏輯電路280和281,因此,無論驅動電路130和140的輸出信號為何,電晶體110和120的控制端都會接收到低電位的信號而呈現不導通狀態,使驅動電路130不會承受到過高的電壓而毀損。For example, in an embodiment, the logic circuits 280 and 281 are respectively implemented by a gate circuit, and the logic circuit 280 outputs the output of the driving circuit 130 and the output of the short circuit protection circuit 170 to an AND operation. The gate of the crystal 110, and the logic circuit 281 outputs the output of the driving circuit 140 and the output of the short-circuit protection circuit 170 to the gate of the transistor 120. When operating normally, the voltage difference between the package pins PBST and POUT will be less than the first preset value (or when the voltage difference between the package pins PVDD and PBST is greater than the second preset value), short circuit protection The circuit 170 outputs a high-potential output signal to the logic circuits 280 and 281, respectively. The output signals of the driving circuits 130 and 140 and the high-potential signal are respectively used to set the conduction states of the transistors 110 and 120, respectively. . When the package pin PBST is coupled to an abnormal potential, the voltage difference between the package pins PBST and POUT is greater than the first preset value (or when the voltage difference between the package pins PVDD and PBST is less than the second In the case of a preset value or the like, the package pin PBST may be inadvertently coupled to the package pin PVDD or other higher potential, and the short circuit protection circuit 170 outputs a low potential output signal to the logic circuits 280 and 281, respectively. Regardless of the output signals of the driving circuits 130 and 140, the control terminals of the transistors 110 and 120 receive a low potential signal to exhibit a non-conduction state, so that the driving circuit 130 does not withstand excessive voltage and is damaged.

此外,圖2的實施例中,僅繪示一個耐高壓電晶體250,在其他實施例中,也可以使用多個耐高壓電晶體的方式實施,或者使用一個或多個耐高壓的電晶體搭配其他的電路元件的方式實施。因此,當封裝接腳PBST不慎耦接至封裝接腳PVDD或其他較高的電位時,耐高壓電晶體250可以承受較高的電壓而使驅動電路130不會因此而毀損。In addition, in the embodiment of FIG. 2, only one high voltage resistant transistor 250 is shown. In other embodiments, multiple high voltage resistant transistors may be used, or one or more high voltage resistant powers may be used. The crystal is implemented in a manner similar to other circuit components. Therefore, when the package pin PBST is inadvertently coupled to the package pin PVDD or other higher potential, the high voltage resistant transistor 250 can withstand a higher voltage without causing the drive circuit 130 to be damaged.

圖3為本發明另一實施例的電源轉換器300簡化後的功能方塊圖。與電源轉換器100相似,電源轉換器300包含第一N型電晶體110、第二N型電晶體120、第一驅動電路130、第二驅動電路140、電壓源電路160以及短路保護電路170,這些元件的功能、運作方式以及變化形已於前述段落進行說明,因此不再贅述。FIG. 3 is a simplified functional block diagram of a power converter 300 according to another embodiment of the present invention. Similar to the power converter 100, the power converter 300 includes a first N-type transistor 110, a second N-type transistor 120, a first driving circuit 130, a second driving circuit 140, a voltage source circuit 160, and a short-circuit protection circuit 170, The function, operation and variations of these components are described in the preceding paragraphs and therefore will not be described again.

在本實施例中,短路保護電路170被設置為耦接於電晶體120的閘極和源極(例如,在本實施例中,短路保護電路170也可耦接於驅動電路140的輸出端及電晶體120封裝接腳PGND),並用以設置開關150的導通狀態。當電晶體120的閘極和源極之間的電壓差值大於第三預設值時,代表電晶體120會呈現導通狀態,此時若封裝接腳PBST耦接至不正常的電壓時,驅動電路130會因為承受過大的電壓而毀損。因此,當短路保護電路170偵測到電晶體120的閘極和源極之間的電壓差值大於第三預設值時,短路保護電路170會設置開關150呈現不導通狀態,使驅動電路130不會因為承受過大的電壓而毀損。而當短路保護電路170偵測到電晶體120的閘極和源極之間的電壓差值小於第四預設值時,代表代表電晶體120會呈現不導通狀態,此時驅動電路130不會因為承受過大的電壓而毀損。因此,短路保護電路170會設置開關150呈現導通狀態,使電晶體110和驅動電路130可以正常的運作。此外,可以依據電晶體120或其他電路元件的電氣特性,而將第三預設值和第四預設值設置為相同或不相同。In this embodiment, the short circuit protection circuit 170 is coupled to the gate and the source of the transistor 120 (for example, in the embodiment, the short circuit protection circuit 170 can also be coupled to the output of the driving circuit 140 and The transistor 120 is packaged with a pin PGND) and is used to set the conduction state of the switch 150. When the voltage difference between the gate and the source of the transistor 120 is greater than a third predetermined value, the representative transistor 120 is rendered conductive. If the package pin PBST is coupled to an abnormal voltage, the driver is driven. Circuit 130 can be damaged by being subjected to excessive voltage. Therefore, when the short circuit protection circuit 170 detects that the voltage difference between the gate and the source of the transistor 120 is greater than a third preset value, the short circuit protection circuit 170 sets the switch 150 to be in a non-conducting state, so that the driving circuit 130 Will not be damaged by excessive voltage. When the short circuit protection circuit 170 detects that the voltage difference between the gate and the source of the transistor 120 is less than the fourth predetermined value, the representative transistor 120 will exhibit a non-conduction state, and the driving circuit 130 will not Damaged by being subjected to excessive voltage. Therefore, the short circuit protection circuit 170 sets the switch 150 to be in an on state, so that the transistor 110 and the driving circuit 130 can operate normally. In addition, the third preset value and the fourth preset value may be set to be the same or different depending on the electrical characteristics of the transistor 120 or other circuit components.

在以上的實施例中,電源轉換器100和200的電路區塊可整合為單一晶片(die),或者也可以分別製造於不同的晶片並封裝於同一晶片封裝(package)。例如,在一實施例中,驅動電路130和140、電壓源電路160及短路保護電路170可以製造於一晶片中,而電晶體110和120及開關150等需要採用耐高壓製程的元件則製造於另一晶片,再將這兩個晶片封裝於同一晶片封裝中。或者,在另一實施例中,電壓源電路160等元件也可以製造於另一晶片。In the above embodiments, the circuit blocks of the power converters 100 and 200 may be integrated into a single die, or may be fabricated separately on different wafers and packaged in the same chip package. For example, in one embodiment, the driving circuits 130 and 140, the voltage source circuit 160, and the short circuit protection circuit 170 can be fabricated in a wafer, and the transistors 110 and 120 and the switch 150 and the like need to be fabricated using a high-voltage-resistant component. Another wafer is then packaged in the same wafer package. Alternatively, in another embodiment, components such as voltage source circuit 160 may also be fabricated on another wafer.

在上述的實施例中,邏輯電路280和281也可以分別整合於驅動電路130和140,而短路保護電路170可以設置經整合的驅動電路130和140而正常地驅動電晶體110和120,或者設置經整合的驅動電路130和140而強制使電晶體110及/或120呈現不導通狀態,以避免驅動電路130因為耦接至過高的電壓而毀損。In the above embodiments, the logic circuits 280 and 281 may also be integrated in the driving circuits 130 and 140, respectively, and the short circuit protection circuit 170 may be provided with the integrated driving circuits 130 and 140 to normally drive the transistors 110 and 120, or set The integrated drive circuits 130 and 140 force the transistors 110 and/or 120 to assume a non-conducting state to prevent the drive circuit 130 from being damaged due to coupling to excessive voltages.

在上述的實施例中,電源轉換器200包含邏輯電路280和281以及耐高壓電晶體250,以避免驅動電路130因為耦接至過高的電壓而毀損。在另一實施例中,電源轉換器200可以省略邏輯電路280及耐高壓電晶體250。當封裝接腳PBST和POUT間的電壓差值大於第一預設值時(或者當封裝接腳PVDD和PBST之間的電壓差值小於第二預設值時),短路保護電路170會設置邏輯電路281,而使電晶體120呈現不導通狀態。當電晶體120不導通時,即可避免驅動電路130因為耦接至過高的電壓而毀損。In the above-described embodiment, the power converter 200 includes logic circuits 280 and 281 and a high voltage resistant transistor 250 to prevent the drive circuit 130 from being damaged due to coupling to an excessive voltage. In another embodiment, the power converter 200 can omit the logic circuit 280 and the high voltage resistant transistor 250. When the voltage difference between the package pins PBST and POUT is greater than the first preset value (or when the voltage difference between the package pins PVDD and PBST is less than the second preset value), the short circuit protection circuit 170 sets the logic. Circuit 281 causes transistor 120 to assume a non-conducting state. When the transistor 120 is not turned on, it is possible to prevent the driving circuit 130 from being damaged due to coupling to an excessive voltage.

在另一實施例中,電源轉換器200也可以省略邏輯電路280,而採用邏輯電路281及耐高壓電晶體250,以避免驅動電路130因為耦接至過高的電壓而毀損。In another embodiment, the power converter 200 can also omit the logic circuit 280 and employ the logic circuit 281 and the high voltage resistant transistor 250 to prevent the drive circuit 130 from being damaged due to coupling to an excessive voltage.

在另一實施例中,電源轉換器200也可以省略耐高壓電晶體250,並採用邏輯電路280和281搭配開關150,以避免驅動電路130因為耦接至過高的電壓而毀損。In another embodiment, the power converter 200 can also omit the high voltage resistant transistor 250 and employ logic circuits 280 and 281 with the switch 150 to prevent the drive circuit 130 from being damaged due to coupling to excessive voltage.

在另一實施例中,當封裝接腳PVDD和PBST間的電壓差值小於第二預設值時,電源轉換器200的短路保護電路170也可以設置耐高壓電晶體250呈現不導通狀態,而不設置邏輯電路280和281。In another embodiment, when the voltage difference between the package pins PVDD and PBST is less than the second preset value, the short circuit protection circuit 170 of the power converter 200 may also set the high voltage resistant transistor 250 to be in a non-conducting state. The logic circuits 280 and 281 are not provided.

在圖3的另一實施例中,當短路保護電路170偵測到電晶體120的閘極和源極之間的電壓差值小於第四預設值時,短路保護電路170也可以經過一段時間後才導通開關150,以更能避免驅動電路130不會耦接至不正常的電壓。In another embodiment of FIG. 3, when the short circuit protection circuit 170 detects that the voltage difference between the gate and the source of the transistor 120 is less than a fourth predetermined value, the short circuit protection circuit 170 may also pass a period of time. The switch 150 is turned on later to further prevent the driving circuit 130 from being coupled to an abnormal voltage.

在上述的實施例中,當電源轉換器中不耐高壓的電路區塊不慎耦接至高電壓時,短路保護電路能夠藉由關閉功率級的電晶體,或是關閉耦接於驅動電路的開關,而能避免這些不耐高壓的驅動電路因不慎耦接至過高的電壓而毀損。In the above embodiment, when the circuit block that is not resistant to high voltage in the power converter is inadvertently coupled to the high voltage, the short circuit protection circuit can turn off the transistor coupled to the driving circuit by turning off the transistor of the power stage. However, it can be avoided that these high-voltage-resistant driving circuits are damaged by inadvertent coupling to excessive voltage.

上述實施例不但能夠節約電源轉換器所消耗的能源及硬體成本,並且能夠兼顧電源轉換器的安全性。The above embodiment not only saves energy and hardware costs consumed by the power converter, but also balances the safety of the power converter.

在說明書及申請專利範圍中使用了某些詞彙來指稱特定的元件。然而,所屬技術領域中具有通常知識者應可理解,同樣的元件可能會用不同的名詞來稱呼。說明書及申請專利範圍並不以名稱的差異做為區分元件的方式,而是以元件在功能上的差異來做為區分的基準。在說明書及申請專利範圍所提及的「包含」為開放式的用語,故應解釋成「包含但不限定於」。另外,「耦接」在此包含任何直接及間接的連接手段。因此,若文中描述第一元件耦接於第二元件,則代表第一元件可通過電性連接或無線傳輸、光學傳輸等信號連接方式而直接地連接於第二元件,或者通過其他元件或連接手段間接地電性或信號連接至該第二元件。Certain terms are used throughout the description and claims to refer to particular elements. However, those of ordinary skill in the art should understand that the same elements may be referred to by different nouns. The specification and the scope of patent application do not use the difference in name as the way to distinguish the components, but the difference in function of the components as the basis for differentiation. The term "including" as used in the specification and the scope of the patent application is an open term and should be interpreted as "including but not limited to". In addition, "coupled" includes any direct and indirect means of attachment herein. Therefore, if the first element is described as being coupled to the second element, the first element can be directly connected to the second element by electrical connection or wireless transmission, optical transmission or the like, or by other elements or connections. The means is indirectly electrically or signally connected to the second component.

在此所使用的「及/或」的描述方式,包含所列舉的其中之一或多個項目的任意組合。另外,除非說明書中特別指明,否則任何單數格的用語都同時包含複數格的涵義。The description of "and/or" as used herein includes any combination of one or more of the listed items. In addition, the terms of any singular are intended to include the meaning of the plural, unless otherwise specified in the specification.

以上僅為本發明的較佳實施例,凡依本發明請求項所做的均等變化與修飾,皆應屬本發明的涵蓋範圍。The above are only the preferred embodiments of the present invention, and all changes and modifications made to the claims of the present invention are intended to be within the scope of the present invention.

100、200、300...電源轉換器100, 200, 300. . . Power converter

110、120...N型電晶體110, 120. . . N type transistor

130、140...驅動電路130, 140. . . Drive circuit

150...開關150. . . switch

160...電壓源電路160. . . Voltage source circuit

170...短路保護電路170. . . Short circuit protection circuit

190...電容190. . . capacitance

199...負載199. . . load

250...耐高壓電晶體250. . . High voltage resistant crystal

280、281...邏輯電路280, 281. . . Logic circuit

PBST、PGND...封裝接腳PBST, PGND. . . Package pin

POUT、PVDD...封裝接腳POUT, PVDD. . . Package pin

圖1為本發明一實施例的電源轉換器簡化後的功能方塊圖。1 is a simplified functional block diagram of a power converter according to an embodiment of the present invention.

圖2為本發明另一實施例的電源轉換器簡化後的功能方塊圖。2 is a simplified functional block diagram of a power converter according to another embodiment of the present invention.

圖3為本發明另一實施例的電源轉換器簡化後的功能方塊圖。FIG. 3 is a simplified functional block diagram of a power converter according to another embodiment of the present invention.

100...電源轉換器100. . . Power converter

110、120...N型電晶體110, 120. . . N type transistor

130、140...驅動電路130, 140. . . Drive circuit

150...開關150. . . switch

160...電壓源電路160. . . Voltage source circuit

170...短路保護電路170. . . Short circuit protection circuit

190...電容190. . . capacitance

199...負載199. . . load

PBST、PGND...封裝接腳PBST, PGND. . . Package pin

POUT、PVDD...封裝接腳POUT, PVDD. . . Package pin

Claims (20)

一種電源轉換器,用以設置於一晶片封裝中;該晶片封裝包含用以耦接至一第一電位的一第一封裝接腳、用以耦接至一第二電位的一第二封裝接腳、一第三封裝接腳及用以耦接至一負載的一第四封裝接腳;該電源轉換器包含:
一第一N型電晶體,其包含一汲極耦接於該第一封裝接腳以及一源極耦接於該第四封裝接腳;
一第二N型電晶體,其包含一汲極耦接於該第四封裝接腳以及一源極耦接於該第二封裝接腳;
一第一驅動電路,其包含一輸出端耦接於該第一N型電晶體的一控制端,以設置該第一N型電晶體的導通狀態;
一第二驅動電路,其包含一輸出端耦接於該第二N型電晶體的一控制端,以設置該第二N型電晶體的導通狀態;
一開關,耦接於該第三封裝接腳及該第一驅動電路之間;以及
一短路保護電路,耦接於該開關、該第三封裝接腳及該第四封裝接腳;
其中一電壓源電路會對耦接於該第三封裝接腳及該第四封裝接腳之間的一電容進行充電;並且當該第三封裝接腳及該第四封裝接腳之間的一電壓差值大於一第一預設值時,該短路保護電路會將該開關設置為不導通。
A power converter is disposed in a chip package; the chip package includes a first package pin coupled to a first potential, and a second package coupled to a second potential a third package pin and a fourth package pin for coupling to a load; the power converter includes:
a first N-type transistor, wherein a drain is coupled to the first package pin and a source is coupled to the fourth package pin;
a second N-type transistor, wherein a drain is coupled to the fourth package pin and a source is coupled to the second package pin;
a first driving circuit, comprising an output end coupled to a control end of the first N-type transistor to set an on state of the first N-type transistor;
a second driving circuit includes an output end coupled to a control end of the second N-type transistor to set an on state of the second N-type transistor;
a switch coupled between the third package pin and the first driving circuit; and a short circuit protection circuit coupled to the switch, the third package pin and the fourth package pin;
One of the voltage source circuits charges a capacitor coupled between the third package pin and the fourth package pin; and when the third package pin and the fourth package pin are between When the voltage difference is greater than a first predetermined value, the short circuit protection circuit sets the switch to be non-conductive.
如請求項1的電源轉換器,其中當該電壓差值大於該第一預設值時,該短路保護電路會將該第二N型電晶體設置為不導通。The power converter of claim 1, wherein the short circuit protection circuit sets the second N-type transistor to be non-conductive when the voltage difference is greater than the first predetermined value. 如請求項2的電源轉換器,其中當該電壓差值大於該第一預設值時,該短路保護電路會將該第一N型電晶體設置為不導通。The power converter of claim 2, wherein the short circuit protection circuit sets the first N-type transistor to be non-conductive when the voltage difference is greater than the first predetermined value. 2或3的電源轉換器,其中該第一驅動電路所能承受的電壓小於該第一N型電晶體所能承受的電壓。The power converter of 2 or 3, wherein the voltage that the first driving circuit can withstand is less than the voltage that the first N-type transistor can withstand. 2或3的電源轉換器,其中該第一驅動電路所能承受的電壓小於該開關所能承受的電壓。A power converter of 2 or 3, wherein the voltage that the first driver circuit can withstand is less than the voltage that the switch can withstand. 一種電源轉換器,用以設置於一晶片封裝中;該晶片封裝包含用以耦接至一第一電位的一第一封裝接腳、用以耦接至一第二電位的一第二封裝接腳、一第三封裝接腳及用以耦接至一負載的一第四封裝接腳;該電源轉換器包含:
一第一N型電晶體,其包含一汲極耦接於該第一封裝接腳以及一源極耦接於該第四封裝接腳;
一第二N型電晶體,其包含一汲極耦接於該第四封裝接腳以及一源極耦接於該第二封裝接腳;
一第一驅動電路,其包含一輸出端耦接於該第一N型電晶體的一控制端,以設置該第一N型電晶體的導通狀態;
一第二驅動電路,其包含一輸出端耦接於該第二N型電晶體的一控制端,以設置該第二N型電晶體的導通狀態;以及
一短路保護電路,耦接於該開關、該第三封裝接腳及該第四封裝接腳;
其中一電壓源電路會對耦接於該第三封裝接腳及該第四封裝接腳之間的一電容進行充電;並且當該第三封裝接腳及該第四封裝接腳之間的一電壓差值大於一第一預設值時,該短路保護電路會將該第二N型電晶體設置為不導通。
A power converter is disposed in a chip package; the chip package includes a first package pin coupled to a first potential, and a second package coupled to a second potential a third package pin and a fourth package pin for coupling to a load; the power converter includes:
a first N-type transistor, wherein a drain is coupled to the first package pin and a source is coupled to the fourth package pin;
a second N-type transistor, wherein a drain is coupled to the fourth package pin and a source is coupled to the second package pin;
a first driving circuit, comprising an output end coupled to a control end of the first N-type transistor to set an on state of the first N-type transistor;
a second driving circuit, comprising: an output end coupled to a control end of the second N-type transistor to set an on state of the second N-type transistor; and a short circuit protection circuit coupled to the switch The third package pin and the fourth package pin;
One of the voltage source circuits charges a capacitor coupled between the third package pin and the fourth package pin; and when the third package pin and the fourth package pin are between When the voltage difference is greater than a first predetermined value, the short circuit protection circuit sets the second N-type transistor to be non-conductive.
如請求項6的電源轉換器,其中當該電壓差值大於該第一預設值時,該短路保護電路會將該第一N型電晶體設置為不導通。The power converter of claim 6, wherein the short circuit protection circuit sets the first N-type transistor to be non-conductive when the voltage difference is greater than the first predetermined value. 如請求項7的電源轉換器,另包含:
一第一邏輯電路,耦接於該第一驅動電路及該第一N型電晶體的該控制端之間;
其中當該電壓差值大於該第一預設值時,該短路保護電路會設置該第一邏輯電路,以將該第一N型電晶體設置為不導通。
The power converter of claim 7, further comprising:
a first logic circuit coupled between the first driving circuit and the control end of the first N-type transistor;
When the voltage difference is greater than the first preset value, the short circuit protection circuit sets the first logic circuit to set the first N-type transistor to be non-conductive.
7或8的電源轉換器,另包含:
一第二邏輯電路,耦接於該第二驅動電路及該第二N型電晶體的該控制端之間;
其中當該電壓差值大於該第一預設值時,該短路保護電路會設置該第二邏輯電路,以將該第二N型電晶體設置為不導通。
7 or 8 power converters, including:
a second logic circuit coupled between the second driving circuit and the control end of the second N-type transistor;
When the voltage difference is greater than the first preset value, the short circuit protection circuit sets the second logic circuit to set the second N-type transistor to be non-conductive.
7或8的電源轉換器,另包含:
一電晶體,耦接於該第三封裝接腳及該第一驅動電路之間。
7 or 8 power converters, including:
A transistor is coupled between the third package pin and the first driving circuit.
如請求項10的電源轉換器,其中當該電壓差值大於該第一預設值時,該短路保護電路會將該電晶體設置為不導通。The power converter of claim 10, wherein the short circuit protection circuit sets the transistor to be non-conductive when the voltage difference is greater than the first predetermined value. 如請求項10的電源轉換器,其中該第一驅動電路所能承受的電壓小於該電晶體所能承受的電壓。The power converter of claim 10, wherein the first drive circuit is capable of withstanding a voltage less than a voltage that the transistor can withstand. 7或8的電源轉換器,其中該第一驅動電路所能承受的電壓小於該第一N型電晶體所能承受的電壓。The power converter of 7 or 8, wherein the voltage that the first driving circuit can withstand is less than the voltage that the first N-type transistor can withstand. 一種電源轉換器,用以設置於一晶片封裝中;該晶片封裝包含用以耦接至一第一電位的一第一封裝接腳、用以耦接至一第二電位的一第二封裝接腳、一第三封裝接腳及用以耦接至一負載的一第四封裝接腳;該電源轉換器包含:
一第一N型電晶體,其包含一汲極耦接於該第一封裝接腳以及一源極耦接於該第四封裝接腳;
一第二N型電晶體,其包含一汲極耦接於該第四封裝接腳以及一源極耦接於該第二封裝接腳;
一第一驅動電路,其包含一輸出端耦接於該第一N型電晶體的一控制端,以設置該第一N型電晶體的導通狀態;
一第二驅動電路,其包含一輸出端耦接於該第二N型電晶體的一控制端,以設置該第二N型電晶體的導通狀態;
一開關,耦接於該第三封裝接腳及該第一驅動電路之間;以及
一短路保護電路,耦接於該開關、該第一封裝接腳及該第三封裝接腳;
其中一電壓源電路會對耦接於該第三封裝接腳及該第四封裝接腳之間的一電容進行充電;並且當該第一封裝接腳及該第三封裝接腳之間的一電壓差值小於一第二預設值時,該短路保護電路會將該開關設置為不導通。
A power converter is disposed in a chip package; the chip package includes a first package pin coupled to a first potential, and a second package coupled to a second potential a third package pin and a fourth package pin for coupling to a load; the power converter includes:
a first N-type transistor, wherein a drain is coupled to the first package pin and a source is coupled to the fourth package pin;
a second N-type transistor, wherein a drain is coupled to the fourth package pin and a source is coupled to the second package pin;
a first driving circuit, comprising an output end coupled to a control end of the first N-type transistor to set an on state of the first N-type transistor;
a second driving circuit includes an output end coupled to a control end of the second N-type transistor to set an on state of the second N-type transistor;
a switch coupled between the third package pin and the first driving circuit; and a short circuit protection circuit coupled to the switch, the first package pin and the third package pin;
One of the voltage source circuits charges a capacitor coupled between the third package pin and the fourth package pin; and when the first package pin and the third package pin are between When the voltage difference is less than a second preset value, the short circuit protection circuit sets the switch to be non-conductive.
一種電源轉換器,用以設置於一晶片封裝中;該晶片封裝包含用以耦接至一第一電位的一第一封裝接腳、用以耦接至一第二電位的一第二封裝接腳、一第三封裝接腳及用以耦接至一負載的一第四封裝接腳;該電源轉換器包含:
一第一N型電晶體,其包含一汲極耦接於該第一封裝接腳以及一源極耦接於該第四封裝接腳;
一第二N型電晶體,其包含一汲極耦接於該第四封裝接腳以及一源極耦接於該第二封裝接腳;
一第一驅動電路,其包含一輸出端耦接於該第一N型電晶體的一控制端,以設置該第一N型電晶體的導通狀態;
一第二驅動電路,其包含一輸出端耦接於該第二N型電晶體的一控制端,以設置該第二N型電晶體的導通狀態;以及
一短路保護電路,耦接於該開關、該第一封裝接腳及該第三封裝接腳;
其中一電壓源電路會對耦接於該第三封裝接腳及該第四封裝接腳之間的一電容進行充電;並且當該第一封裝接腳及該第三封裝接腳之間的一電壓差值小於一第二預設值時,該短路保護電路會將該第二N型電晶體設置為不導通。
A power converter is disposed in a chip package; the chip package includes a first package pin coupled to a first potential, and a second package coupled to a second potential a third package pin and a fourth package pin for coupling to a load; the power converter includes:
a first N-type transistor, wherein a drain is coupled to the first package pin and a source is coupled to the fourth package pin;
a second N-type transistor, wherein a drain is coupled to the fourth package pin and a source is coupled to the second package pin;
a first driving circuit, comprising an output end coupled to a control end of the first N-type transistor to set an on state of the first N-type transistor;
a second driving circuit, comprising: an output end coupled to a control end of the second N-type transistor to set an on state of the second N-type transistor; and a short circuit protection circuit coupled to the switch The first package pin and the third package pin;
One of the voltage source circuits charges a capacitor coupled between the third package pin and the fourth package pin; and when the first package pin and the third package pin are between When the voltage difference is less than a second preset value, the short circuit protection circuit sets the second N-type transistor to be non-conductive.
一種電源轉換器,用以設置於一晶片封裝中;該晶片封裝包含用以耦接至一第一電位的一第一封裝接腳、用以耦接至一第二電位的一第二封裝接腳、一第三封裝接腳及用以耦接至一負載的一第四封裝接腳;該電源轉換器包含:
一第一N型電晶體,其包含一汲極耦接於該第一封裝接腳以及一源極耦接於該第四封裝接腳;
一第二N型電晶體,其包含一汲極耦接於該第四封裝接腳以及一源極耦接於該第二封裝接腳;
一第一驅動電路,其包含一輸出端耦接於該第一N型電晶體的一控制端,以設置該第一N型電晶體的導通狀態;
一第二驅動電路,其包含一輸出端耦接於該第二N型電晶體的一控制端,以設置該第二N型電晶體的導通狀態;
一開關,耦接於該第三封裝接腳及該第一驅動電路之間;以及
一短路保護電路,耦接於該第二N型電晶體的該控制端及該源極;
其中一電壓源電路會對耦接於該第三封裝接腳及該第四封裝接腳之間的一電容進行充電;並且當該第二N型電晶體的該控制端及該源極之間的一電壓差值大於一第三預設值時,該短路保護電路會將該開關設置為不導通。
A power converter is disposed in a chip package; the chip package includes a first package pin coupled to a first potential, and a second package coupled to a second potential a third package pin and a fourth package pin for coupling to a load; the power converter includes:
a first N-type transistor, wherein a drain is coupled to the first package pin and a source is coupled to the fourth package pin;
a second N-type transistor, wherein a drain is coupled to the fourth package pin and a source is coupled to the second package pin;
a first driving circuit, comprising an output end coupled to a control end of the first N-type transistor to set an on state of the first N-type transistor;
a second driving circuit includes an output end coupled to a control end of the second N-type transistor to set an on state of the second N-type transistor;
a switch coupled between the third package pin and the first driving circuit; and a short circuit protection circuit coupled to the control end of the second N-type transistor and the source;
One of the voltage source circuits charges a capacitor coupled between the third package pin and the fourth package pin; and between the control terminal and the source of the second N-type transistor The short circuit protection circuit sets the switch to be non-conductive when a voltage difference is greater than a third predetermined value.
如請求項16的電源轉換器,其中當該電壓差值小於一第四預設值時,該短路保護電路會將該開關設置為導通。The power converter of claim 16, wherein the short circuit protection circuit sets the switch to be conductive when the voltage difference is less than a fourth predetermined value. 如請求項17的電源轉換器,其中當該第三預設值與該第四預設值相同。The power converter of claim 17, wherein the third preset value is the same as the fourth preset value. 如請求項16、17或18的電源轉換器,其中該第一驅動電路所能承受的電壓小於該第一N型電晶體所能承受的電壓。The power converter of claim 16, 17, or 18, wherein the voltage that the first driver circuit can withstand is less than the voltage that the first N-type transistor can withstand. 如請求項16、17或18的電源轉換器,其中該第一驅動電路所能承受的電壓小於該開關所能承受的電壓。A power converter as claimed in claim 16, 17 or 18, wherein the voltage that the first drive circuit can withstand is less than the voltage that the switch can withstand.
TW101136107A 2012-09-28 2012-09-28 Power converter with short circuit protection TWI469466B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW101136107A TWI469466B (en) 2012-09-28 2012-09-28 Power converter with short circuit protection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101136107A TWI469466B (en) 2012-09-28 2012-09-28 Power converter with short circuit protection

Publications (2)

Publication Number Publication Date
TW201414124A TW201414124A (en) 2014-04-01
TWI469466B true TWI469466B (en) 2015-01-11

Family

ID=52784775

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101136107A TWI469466B (en) 2012-09-28 2012-09-28 Power converter with short circuit protection

Country Status (1)

Country Link
TW (1) TWI469466B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105322502B (en) * 2014-06-10 2018-09-25 力智电子股份有限公司 Overvoltage protection circuit, overvoltage protection method and gate drive integrated circuit

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200945721A (en) * 2008-04-30 2009-11-01 Advanced Analog Technology Inc Power switch circuit exhibiting over current protection and short circuit protection mechanism and method for limiting the output current thereof
TW201101630A (en) * 2009-06-22 2011-01-01 Richpower Microelectronics Apparatus and method for protection of current sense resistor short circuit in isolated type power supply
TW201123663A (en) * 2009-12-22 2011-07-01 Sitronix Technology Corp Short-circuit protection device for power supply.
TWI350039B (en) * 2007-10-02 2011-10-01 Spi Electronic Co Ltd
TW201230577A (en) * 2011-01-11 2012-07-16 System General Corp Power supply with open-loop and short-circuit protection

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI350039B (en) * 2007-10-02 2011-10-01 Spi Electronic Co Ltd
TW200945721A (en) * 2008-04-30 2009-11-01 Advanced Analog Technology Inc Power switch circuit exhibiting over current protection and short circuit protection mechanism and method for limiting the output current thereof
TWI369049B (en) * 2008-04-30 2012-07-21 Advanced Analog Technology Inc Power switch circuit exhibiting over current protection and short circuit protection mechanism
TW201101630A (en) * 2009-06-22 2011-01-01 Richpower Microelectronics Apparatus and method for protection of current sense resistor short circuit in isolated type power supply
TW201123663A (en) * 2009-12-22 2011-07-01 Sitronix Technology Corp Short-circuit protection device for power supply.
TW201230577A (en) * 2011-01-11 2012-07-16 System General Corp Power supply with open-loop and short-circuit protection

Also Published As

Publication number Publication date
TW201414124A (en) 2014-04-01

Similar Documents

Publication Publication Date Title
EP3221956B1 (en) Controlling a power supply voltage for a high-side gate driver
CN101752619B (en) Rechargeable battery protection integrated circuit device, rechargeable battery protection module, and battery pack
CN1307797C (en) Output MOS transistor overvoltage protection circuit
US8766711B2 (en) Switching circuit with controlled driver circuit
KR102555498B1 (en) Inrush current limiter and system including the same
KR20240096608A (en) Protects multi-level power converters
US20140320197A1 (en) Gate driver circuit
US20090085542A1 (en) Drive system for power semiconductor device
KR20250013206A (en) Charging circuit for bootstrap capacitor
US10778217B2 (en) Electronic switching circuit
CN116346099A (en) Gate driving circuit of cascade type power device and integrated semiconductor power device
CN106253753A (en) Semiconductor device
JP5107790B2 (en) regulator
TWI469466B (en) Power converter with short circuit protection
US8704502B2 (en) Switching mode power supply comprising asynchronous limiter circuit
US20090108910A1 (en) Very low power consumption solid state relay
CN103715657B (en) Power Converter with Short Circuit Protection
KR102851361B1 (en) Battery disconnect apparatus and battery apparatus including the same
US11070201B2 (en) Apparatus for controlling an electronic switching unit
TWI420272B (en) System and method for driving a power supply device in an initial activation stage
US20160141906A1 (en) Charging and discharging control circuit for battery device
KR101079938B1 (en) A Driving Circuit for Solid State Switch of Automobile
CN113746305B (en) Gate driving circuit and multiphase intelligent power module
EP3742568A1 (en) Overvoltage protection circuit, power converter, electric drive device and vehicle
CN119813751B (en) Gate drive control circuit, boost converter, chip and electronic equipment

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees