TWI388013B - Method for making thin film transistor - Google Patents
Method for making thin film transistor Download PDFInfo
- Publication number
- TWI388013B TWI388013B TW97121125A TW97121125A TWI388013B TW I388013 B TWI388013 B TW I388013B TW 97121125 A TW97121125 A TW 97121125A TW 97121125 A TW97121125 A TW 97121125A TW I388013 B TWI388013 B TW I388013B
- Authority
- TW
- Taiwan
- Prior art keywords
- carbon nanotube
- strip
- array
- thin film
- layer
- Prior art date
Links
- 239000010409 thin film Substances 0.000 title claims description 90
- 238000000034 method Methods 0.000 title claims description 82
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 285
- 239000002041 carbon nanotube Substances 0.000 claims description 259
- 229910021393 carbon nanotube Inorganic materials 0.000 claims description 259
- 239000000758 substrate Substances 0.000 claims description 130
- 239000004065 semiconductor Substances 0.000 claims description 82
- 230000012010 growth Effects 0.000 claims description 49
- 239000007789 gas Substances 0.000 claims description 34
- 239000003054 catalyst Substances 0.000 claims description 32
- 239000010408 film Substances 0.000 claims description 31
- 229910052799 carbon Inorganic materials 0.000 claims description 26
- 239000003960 organic solvent Substances 0.000 claims description 23
- 238000012545 processing Methods 0.000 claims description 13
- 238000006243 chemical reaction Methods 0.000 claims description 12
- 238000004519 manufacturing process Methods 0.000 claims description 11
- 238000003491 array Methods 0.000 claims description 10
- 239000012159 carrier gas Substances 0.000 claims description 7
- 238000005229 chemical vapour deposition Methods 0.000 claims description 7
- 239000002071 nanotube Substances 0.000 claims description 5
- 230000001681 protective effect Effects 0.000 claims description 4
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 3
- 238000010438 heat treatment Methods 0.000 claims description 3
- 239000001257 hydrogen Substances 0.000 claims description 3
- 229910052739 hydrogen Inorganic materials 0.000 claims description 3
- 238000005096 rolling process Methods 0.000 claims 1
- 239000002904 solvent Substances 0.000 claims 1
- 239000000463 material Substances 0.000 description 45
- 229910052751 metal Inorganic materials 0.000 description 22
- 239000002184 metal Substances 0.000 description 21
- 238000012546 transfer Methods 0.000 description 14
- 239000002238 carbon nanotube film Substances 0.000 description 13
- 238000000151 deposition Methods 0.000 description 13
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 9
- 239000000956 alloy Substances 0.000 description 9
- 238000005530 etching Methods 0.000 description 9
- 229910052732 germanium Inorganic materials 0.000 description 9
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 9
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 238000004544 sputter deposition Methods 0.000 description 7
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 6
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 description 6
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 6
- 229910045601 alloy Inorganic materials 0.000 description 6
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 6
- SKRWFPLZQAAQSU-UHFFFAOYSA-N stibanylidynetin;hydrate Chemical compound O.[Sn].[Sb] SKRWFPLZQAAQSU-UHFFFAOYSA-N 0.000 description 6
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 6
- 238000007731 hot pressing Methods 0.000 description 5
- 238000002360 preparation method Methods 0.000 description 5
- 230000004044 response Effects 0.000 description 5
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 4
- 230000009471 action Effects 0.000 description 4
- 229920001940 conductive polymer Polymers 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 229910052759 nickel Inorganic materials 0.000 description 4
- 229920000178 Acrylic resin Polymers 0.000 description 3
- 239000004925 Acrylic resin Substances 0.000 description 3
- OKKJLVBELUTLKV-UHFFFAOYSA-N Methanol Chemical compound OC OKKJLVBELUTLKV-UHFFFAOYSA-N 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 229910017052 cobalt Inorganic materials 0.000 description 3
- 239000010941 cobalt Substances 0.000 description 3
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 3
- 239000002079 double walled nanotube Substances 0.000 description 3
- 229910052742 iron Inorganic materials 0.000 description 3
- 229910021392 nanocarbon Inorganic materials 0.000 description 3
- 229920001225 polyester resin Polymers 0.000 description 3
- 239000004645 polyester resin Substances 0.000 description 3
- 238000007639 printing Methods 0.000 description 3
- 150000003839 salts Chemical class 0.000 description 3
- 239000002109 single walled nanotube Substances 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- HEDRZPFGACZZDS-UHFFFAOYSA-N Chloroform Chemical compound ClC(Cl)Cl HEDRZPFGACZZDS-UHFFFAOYSA-N 0.000 description 2
- HSFWRNGVRCDJHI-UHFFFAOYSA-N alpha-acetylene Natural products C#C HSFWRNGVRCDJHI-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000000313 electron-beam-induced deposition Methods 0.000 description 2
- 125000002534 ethynyl group Chemical group [H]C#C* 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000002844 melting Methods 0.000 description 2
- 230000008018 melting Effects 0.000 description 2
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 238000005507 spraying Methods 0.000 description 2
- 229910001936 tantalum oxide Inorganic materials 0.000 description 2
- 238000002207 thermal evaporation Methods 0.000 description 2
- SCYULBFZEHDVBN-UHFFFAOYSA-N 1,1-Dichloroethane Chemical compound CC(Cl)Cl SCYULBFZEHDVBN-UHFFFAOYSA-N 0.000 description 1
- 229920002799 BoPET Polymers 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- VGGSQFUCUMXWEO-UHFFFAOYSA-N Ethene Chemical compound C=C VGGSQFUCUMXWEO-UHFFFAOYSA-N 0.000 description 1
- 239000005977 Ethylene Substances 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 238000005411 Van der Waals force Methods 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 229910000420 cerium oxide Inorganic materials 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 229910052805 deuterium Inorganic materials 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000005566 electron beam evaporation Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229930195733 hydrocarbon Natural products 0.000 description 1
- 150000002430 hydrocarbons Chemical class 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 238000001755 magnetron sputter deposition Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 239000002923 metal particle Substances 0.000 description 1
- VNWKTOKETHGBQD-UHFFFAOYSA-N methane Chemical compound C VNWKTOKETHGBQD-UHFFFAOYSA-N 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- BMMGVYCKOGBVEV-UHFFFAOYSA-N oxo(oxoceriooxy)cerium Chemical compound [Ce]=O.O=[Ce]=O BMMGVYCKOGBVEV-UHFFFAOYSA-N 0.000 description 1
- -1 pipe diameter Chemical compound 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000006116 polymerization reaction Methods 0.000 description 1
- 239000000843 powder Substances 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000001878 scanning electron micrograph Methods 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000007921 spray Substances 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Landscapes
- Thin Film Transistor (AREA)
Description
本發明涉及一種薄膜電晶體的製備方法,尤其涉及一種基於奈米碳管的薄膜電晶體的製備方法。 The invention relates to a method for preparing a thin film transistor, in particular to a method for preparing a thin film transistor based on a carbon nanotube.
薄膜電晶體(Thin Film Transistor,TFT)係現代微電子技術中的一種關鍵性電子元件,目前已經被廣泛的應用於平板顯示器等領域。薄膜電晶體主要包括閘極、絕緣層、半導體層、源極和汲極。其中,源極和汲極間隔設置並與半導體層電連接,閘極通過絕緣層與半導體層及源極和汲極間隔絕緣設置。所述半導體層位於所述源極和汲極之間的區域形成一通道區域。薄膜電晶體中的閘極、源極、汲極均由導電材料構成,該導電材料一般為金屬或合金。當於閘極上施加一電壓時,與閘極通過絕緣層間隔設置的半導體層中的通道區域會積累載子,當載子積累到一定程度,與半導體層電連接的源極汲極之間將導通,從而有電流從源極流向汲極。於實際應用中,對薄膜電晶體的要求係希望得到較大的開關電流比。影響上述開關電流比的因素除薄膜電晶體的製備工藝外,薄膜電晶體半導體層中半導體材料的載子移動率為影響開關電流比的最重要的影響因素之一。 Thin Film Transistor (TFT) is a key electronic component in modern microelectronics technology and has been widely used in flat panel displays and other fields. The thin film transistor mainly includes a gate, an insulating layer, a semiconductor layer, a source, and a drain. The source and the drain are spaced apart from each other and electrically connected to the semiconductor layer, and the gate is insulated from the semiconductor layer and the source and the drain by an insulating layer. The semiconductor layer is located in a region between the source and the drain to form a channel region. The gate, the source and the drain of the thin film transistor are each composed of a conductive material, which is generally a metal or an alloy. When a voltage is applied to the gate, the channel region in the semiconductor layer spaced apart from the gate through the insulating layer accumulates carriers, and when the carrier accumulates to a certain extent, the source drain is electrically connected to the semiconductor layer. Turned on so that current flows from the source to the drain. In practical applications, the requirements for thin film transistors are expected to result in a larger switching current ratio. Factors Affecting the Switching Current Ratio In addition to the preparation process of the thin film transistor, the carrier mobility of the semiconductor material in the thin film transistor layer is one of the most important factors affecting the switching current ratio.
先前技術中,薄膜電晶體中形成半導體層的材料為非晶矽、多晶矽或有機半導體聚合物等(R.E.I.Schropp,B.Stannowski,J.K.Rath,New challenges in thin film transistor research, Journal of Non-Crystalline Solids,299-302,1304-1310(2002))。以非晶矽作為半導體層的非晶矽薄膜電晶體的製造技術較為成熟,但於非晶矽薄膜電晶體中,由於半導體層中通常含有大量的懸挂鍵,使得載子的移動率很低(一般小於1cm2V-1s-1),從而導致薄膜電晶體的響應速度較慢。以多晶矽作為半導體層的薄膜電晶體相對於以非晶矽作為半導體層的薄膜電晶體,具有較高的載子移動率(一般約為10cm2V-1s-1),故響應速度也較快。但多晶矽薄膜電晶體低溫製造成本較高,方法較複雜,大面積製造困難,且多晶矽薄膜電晶體的關態電流較大。相較於上述傳統的無機薄膜電晶體,採用有機半導體聚合物做半導體層的有機薄膜電晶體具有成本低、製造溫度低的優點,且有機薄膜電晶體具有較高的柔韌性。但由於有機半導體於常溫下多為跳躍式傳導,表現出較高的電阻率、較低的載子移動率,使得有機薄膜電晶體的響應速度較慢。 In the prior art, a material for forming a semiconductor layer in a thin film transistor is an amorphous germanium, a polycrystalline germanium or an organic semiconductor polymer (REISchropp, B. Stannowski, JK Rath, New challenges in thin film transistor research, Journal of Non-Crystalline Solids, 299 -302, 1304-1310 (2002)). The manufacturing technique of the amorphous germanium thin film transistor using amorphous germanium as the semiconductor layer is relatively mature, but in the amorphous germanium thin film transistor, since the semiconductor layer usually contains a large number of dangling bonds, the carrier mobility is low ( Generally less than 1 cm 2 V -1 s -1 ), resulting in a slower response of the thin film transistor. A thin film transistor using polycrystalline germanium as a semiconductor layer has a higher carrier mobility (generally about 10 cm 2 V -1 s -1 ) relative to a thin film transistor having amorphous germanium as a semiconductor layer, so the response speed is also higher. fast. However, the low-temperature manufacturing cost of the polycrystalline germanium thin film transistor is relatively complicated, the method is difficult to manufacture in a large area, and the off-state current of the polycrystalline germanium thin film transistor is large. Compared with the above-mentioned conventional inorganic thin film transistor, the organic thin film transistor using the organic semiconductor polymer as the semiconductor layer has the advantages of low cost and low manufacturing temperature, and the organic thin film transistor has high flexibility. However, since the organic semiconductor is mostly skipped at normal temperature, it exhibits high resistivity and low carrier mobility, making the response speed of the organic thin film transistor slow.
奈米碳管具有優異的力學及電學性能。並且,隨著奈米碳管螺旋方式的變化,奈米碳管可呈現出金屬性或半導體性。半導體性的奈米碳管具有較高的載子移動率(一般可達1000~1500cm2V-1s-1),係製備晶體管的理想材料。先前技術採用半導體性奈米碳管形成奈米碳管層作為薄膜電晶體的半導體層。上述薄膜電晶體的製備方法主要包括以下步驟:將奈米碳管粉末分散於有機溶劑中;通過噴塗的方法將奈米碳管與有機溶劑的混合液噴塗在絕緣基板上,待有機溶劑揮發後,在絕緣基板的預定 位置上形成一奈米碳管層;通過沈積及蝕刻金屬薄膜的方法在奈米碳管層上形成源極及汲極;在奈米碳管層上沈積一層氮化矽形成一絕緣層;及在絕緣層上沈積一金屬薄膜形成閘極。然而,在上述方法中,奈米碳管需要通過有機溶劑進行分散,奈米碳管易團聚,在半導體層中無法均勻分布。且分散奈米碳管所用的有機溶劑易殘留在奈米碳管層中,影響薄膜電晶體的性能。並且,在上述奈米碳管層中,奈米碳管隨機分布。載子在上述無序奈米碳管層中的傳導路徑較長,故上述奈米碳管層中奈米碳管的排列方式不能使奈米碳管的高載子移動率得到有效利用,進而不利於獲得具有較高載子移動率的薄膜電晶體。另外,有機溶劑結合的奈米碳管層結構鬆散,柔韌性差,不利於製備柔性的薄膜電晶體。 Nano carbon tubes have excellent mechanical and electrical properties. Moreover, the nanocarbon tubes may exhibit metallic or semiconducting properties as the carbon nanotubes are spirally changed. Semiconducting carbon nanotubes have a high carrier mobility (generally up to 1000~1500cm 2 V -1 s -1 ) and are ideal materials for transistor fabrication. The prior art uses a semiconducting carbon nanotube to form a carbon nanotube layer as a semiconductor layer of a thin film transistor. The preparation method of the above thin film transistor mainly comprises the following steps: dispersing a carbon nanotube powder in an organic solvent; spraying a mixture of a carbon nanotube and an organic solvent on an insulating substrate by spraying, after the organic solvent is evaporated; Forming a carbon nanotube layer on a predetermined position of the insulating substrate; forming a source and a drain on the carbon nanotube layer by depositing and etching a metal thin film; depositing a layer of tantalum nitride on the carbon nanotube layer Forming an insulating layer; and depositing a metal film on the insulating layer to form a gate. However, in the above method, the carbon nanotubes need to be dispersed by an organic solvent, and the carbon nanotubes are easily agglomerated and cannot be uniformly distributed in the semiconductor layer. Moreover, the organic solvent used for dispersing the carbon nanotubes tends to remain in the carbon nanotube layer, affecting the performance of the thin film transistor. Further, in the above carbon nanotube layer, the carbon nanotubes are randomly distributed. The carrier has a long conduction path in the disordered carbon nanotube layer. Therefore, the arrangement of the carbon nanotubes in the carbon nanotube layer cannot effectively utilize the high carrier mobility of the carbon nanotube. It is not conducive to obtaining a thin film transistor with a high carrier mobility. In addition, the organic solvent-bonded carbon nanotube layer has a loose structure and poor flexibility, which is disadvantageous for preparing a flexible thin film transistor.
有鑒於此,提供一種方法簡單、適於低成本大量生產的薄膜電晶體的製備方法實為必要,且所製備的薄膜電晶體具有較高的載子移動率,較高的響應速度,及較好的柔韌性。 In view of this, it is necessary to provide a method for preparing a thin film transistor which is simple in method and suitable for low-cost mass production, and the prepared thin film transistor has high carrier mobility, high response speed, and Good flexibility.
一種薄膜電晶體的製備方法,包括以下步驟:提供一絕緣基底;在所述絕緣基底表面生長一帶狀奈米碳管陣列,處理所述帶狀奈米碳管陣列,使該帶狀奈米碳管陣列沿垂直於該帶狀奈米碳管陣列長度的方向傾倒,從而在該絕緣基底表面形成一包括多個奈米碳管的半導體層;間隔形成一源極及一汲極於所述半導體層表面,並使該源極及汲極與上述半導體層中的部分奈米碳管的兩端電 連接;形成一絕緣層於所述形成有源極和汲極的半導體層表面;及形成一閘極於所述絕緣層表面,得到一薄膜電晶體。 A method for preparing a thin film transistor, comprising the steps of: providing an insulating substrate; growing an array of ribbon-shaped carbon nanotubes on the surface of the insulating substrate, processing the array of ribbon-shaped carbon nanotubes, and making the strip-shaped nano tube The carbon tube array is tilted in a direction perpendicular to the length of the strip of carbon nanotube array, thereby forming a semiconductor layer including a plurality of carbon nanotubes on the surface of the insulating substrate; forming a source and a drain in the space a surface of the semiconductor layer, and electrically connecting the source and the drain to a portion of the carbon nanotubes in the semiconductor layer Connecting; forming an insulating layer on the surface of the semiconductor layer forming the source and the drain; and forming a gate on the surface of the insulating layer to obtain a thin film transistor.
一種薄膜電晶體的製備方法,包括以下步驟:提供一生長基底;在所述生長基底表面生長一帶狀奈米碳管陣列,處理所述帶狀奈米碳管陣列,使該帶狀奈米碳管陣列沿垂直於該帶狀奈米碳管陣列長度的方向傾倒,從而在該生長基底表面形成一包括多個奈米碳管的奈米碳管層;提供一絕緣基底;形成一閘極於所述絕緣基底表面;形成一絕緣層覆蓋所述閘極;轉印該奈米碳管層至所述絕緣層表面,形成一半導體層;及間隔形成一源極及一汲極,並使該源極及汲極與上述半導體層中的部分奈米碳管的兩端電連接,形成一薄膜電晶體。 A method for preparing a thin film transistor, comprising the steps of: providing a growth substrate; growing an array of ribbon-shaped carbon nanotubes on the surface of the growth substrate, processing the array of ribbon-shaped carbon nanotubes, and making the strip-shaped nano tube The carbon tube array is poured in a direction perpendicular to the length of the strip of carbon nanotube array, thereby forming a carbon nanotube layer including a plurality of carbon nanotubes on the surface of the growth substrate; providing an insulating substrate; forming a gate Forming an insulating layer covering the gate; transferring the carbon nanotube layer to the surface of the insulating layer to form a semiconductor layer; and spacing to form a source and a drain The source and the drain are electrically connected to both ends of a portion of the carbon nanotubes in the semiconductor layer to form a thin film transistor.
一種薄膜電晶體的製備方法,包括以下步驟:提供一絕緣基底;在所述絕緣基底表面均勻生長多個帶狀奈米碳管陣列,處理所述多個帶狀奈米碳管陣列,使每一帶狀奈米碳管陣列均沿垂直於該帶狀奈米碳管陣列長度的方向傾倒,從而在該絕緣基底表面形成多個半導體層,每一半導體層包括多個奈米碳管;間隔形成多個源極及多個汲極,並使上述每一半導體層中的部分奈米碳管的兩端均與一源極及一汲極電連接;形成一絕緣層於每一半導體層表面;形成一閘極於每一絕緣層表面,得到多個薄膜電晶體。 A method for preparing a thin film transistor, comprising the steps of: providing an insulating substrate; uniformly growing a plurality of strip-shaped carbon nanotube arrays on the surface of the insulating substrate, and processing the plurality of strip-shaped carbon nanotube arrays for each a strip of carbon nanotube arrays are all tilted in a direction perpendicular to the length of the strip of carbon nanotube arrays, thereby forming a plurality of semiconductor layers on the surface of the insulating substrate, each semiconductor layer comprising a plurality of carbon nanotubes; Forming a plurality of sources and a plurality of drains, and electrically connecting both ends of a portion of the carbon nanotubes in each of the semiconductor layers to a source and a drain; forming an insulating layer on the surface of each of the semiconductor layers Forming a gate on the surface of each insulating layer to obtain a plurality of thin film transistors.
相較於先前技術,本技術方案實施例提供的薄膜電晶體的製備方法具有以下優點:其一,由於所述半導體層可 直接形成在所述絕緣基底上,或通過對形成在所述生長基底上的奈米碳管陣列進行倒扣處理而製備,該方法較為簡單。其二,所製備的奈米碳管層中的奈米碳管之間沿一定方向平行排列,故將該奈米碳管層作為半導體層時,可以通過控制奈米碳管層的設置方向來控制源極至汲極間奈米碳管的排列方向,從而使薄膜電晶體獲得較大的載子移動率,進而有利於提高薄膜電晶體的響應速度。 Compared with the prior art, the method for preparing a thin film transistor provided by the embodiments of the present technical solution has the following advantages: First, since the semiconductor layer can be It is prepared directly on the insulating substrate or by performing an undercut treatment on an array of carbon nanotubes formed on the growth substrate, which is relatively simple. Secondly, the carbon nanotubes in the prepared carbon nanotube layer are arranged in parallel along a certain direction. Therefore, when the carbon nanotube layer is used as the semiconductor layer, the direction of the arrangement of the carbon nanotube layer can be controlled. The arrangement direction of the carbon nanotubes between the source and the drain is controlled, so that the thin film transistor obtains a large carrier mobility, which is advantageous for improving the response speed of the thin film transistor.
以下將結合附圖詳細說明本技術方案實施例提供的薄膜電晶體的製備方法。 Hereinafter, a method for preparing a thin film transistor provided by an embodiment of the present technical solution will be described in detail with reference to the accompanying drawings.
請參閱圖1及圖2,本技術方案第一實施例提供一種頂閘型薄膜電晶體10的製備方法,具體包括以下步驟: Referring to FIG. 1 and FIG. 2, a first embodiment of the present technical solution provides a method for preparing a top gate type thin film transistor 10, which specifically includes the following steps:
步驟一:提供一絕緣基底110。 Step 1: An insulating substrate 110 is provided.
所述絕緣基底110為一耐高溫基板,其材料不限,只要確保其熔點高於所述奈米碳管的生長溫度即可。所述絕緣基底110的形狀不限,可為方形、圓形等任何形狀。所述絕緣基底110的大小尺寸不限,具體可根據實際情况而定。另外,所述絕緣基底110也可選用大規模集成電路中的基板。 The insulating substrate 110 is a high temperature resistant substrate, and the material thereof is not limited as long as the melting point thereof is higher than the growth temperature of the carbon nanotubes. The shape of the insulating substrate 110 is not limited and may be any shape such as a square shape, a circular shape, or the like. The size of the insulating substrate 110 is not limited, and may be determined according to actual conditions. In addition, the insulating substrate 110 can also be selected from a substrate in a large scale integrated circuit.
本技術方案實施例中,所述絕緣基底110為一方形矽基底,該矽基底的長度和寬度均為3厘米。 In the embodiment of the technical solution, the insulating substrate 110 is a square cymbal substrate having a length and a width of 3 cm.
步驟二:形成一奈米碳管層於所述絕緣基底110表面,所述奈米碳管層包括多個奈米碳管,進而形成一半導體層 140。 Step 2: forming a carbon nanotube layer on the surface of the insulating substrate 110, the carbon nanotube layer comprising a plurality of carbon nanotubes to form a semiconductor layer 140.
所述奈米碳管層可通過以下兩種方法形成:其一,在所述絕緣基底110上形成一奈米碳管陣列,及處理所述奈米碳管陣列,形成一奈米碳管層。其二,直接在所述絕緣基底110表面形成一奈米碳管層。 The carbon nanotube layer can be formed by the following two methods: First, forming a carbon nanotube array on the insulating substrate 110, and processing the carbon nanotube array to form a carbon nanotube layer . Second, a carbon nanotube layer is formed directly on the surface of the insulating substrate 110.
所述在絕緣基底110上形成一奈米碳管陣列,及處理所述奈米碳管陣列,形成一奈米碳管層的步驟包括以下步驟:在所述絕緣基底110表面形成一帶狀催化劑薄膜,該帶狀催化劑薄膜的寬度為1微米~20微米;採用化學氣相沈積法生長一帶狀奈米碳管陣列;及處理所述帶狀奈米碳管陣列,使所述帶狀奈米碳管陣列沿垂直於其長度的方向傾倒,在絕緣基底110表面形成一奈米碳管層。 Forming a carbon nanotube array on the insulating substrate 110, and processing the carbon nanotube array to form a carbon nanotube layer comprises the steps of: forming a strip catalyst on the surface of the insulating substrate 110 a film, the strip catalyst film has a width of 1 μm to 20 μm; growing a strip of carbon nanotube array by chemical vapor deposition; and processing the strip of carbon nanotube array to make the strip The carbon nanotube array is poured in a direction perpendicular to its length to form a carbon nanotube layer on the surface of the insulating substrate 110.
所述帶狀催化劑薄膜用於生長奈米碳管。該帶狀催化劑薄膜的材料可選用鐵(Fe)、鈷(Co)、鎳(Ni)或其任意組合的合金之一。本實施例中,所述帶狀催化劑薄膜的材料為鐵。 The strip catalyst film is used to grow a carbon nanotube. The material of the strip catalyst film may be one selected from the group consisting of iron (Fe), cobalt (Co), nickel (Ni), or any combination thereof. In this embodiment, the material of the strip catalyst film is iron.
所述帶狀催化劑薄膜可通過熱沈積法、電子束沈積法或濺射法形成於所述絕緣基底110表面。所述帶狀催化劑薄膜的寬度為1微米~20微米。所述帶狀催化劑薄膜的厚度為0.1奈米~10奈米。 The strip catalyst film may be formed on the surface of the insulating substrate 110 by a thermal deposition method, an electron beam deposition method, or a sputtering method. The strip catalyst film has a width of from 1 μm to 20 μm. The strip catalyst film has a thickness of from 0.1 nm to 10 nm.
所述採用化學氣相沈積法生長帶狀奈米碳管陣列的方法具體包括以下步驟:將上述形成有所述帶狀催化劑薄膜的絕緣基底110放入一反應室中; 通入保護氣體,將反應室內的空氣排出;在保護氣體環境下將反應室加熱至600℃~900℃,並保持恆溫;通入流量比為1:30~1:3的碳源氣及載氣,反應5~30分鐘,生長奈米碳管;及停止通入碳源氣,奈米碳管停止生長,同時停止加熱,並降溫,待降至室溫後,將形成有帶狀奈米碳管陣列的絕緣基底110從反應室中取出。 The method for growing a ribbon carbon nanotube array by chemical vapor deposition comprises the following steps: placing the insulating substrate 110 formed with the strip catalyst film into a reaction chamber; Passing the shielding gas to discharge the air in the reaction chamber; heating the reaction chamber to 600 ° C ~ 900 ° C in a protective gas atmosphere, and maintaining a constant temperature; the carbon source gas and the flow ratio of 1:30 ~ 1:3 Gas, reaction for 5 to 30 minutes, growth of carbon nanotubes; and stop the introduction of carbon source gas, the carbon nanotubes stop growing, while stopping the heating, and cooling, after falling to room temperature, will form a banded nano The insulating substrate 110 of the carbon tube array is taken out of the reaction chamber.
所述保護氣體為氮氣或惰性氣體。所述碳源氣可選用乙醇、乙炔、乙烯等化學性質較活潑的碳氫化合物。所述載氣為氫氣。通入碳源氣的流量為20~200sccm,載氣的流量為50~600sccm。在所述停止通入碳源氣後,要繼續通入保護氣體,直到反應室溫度降為室溫,以防止生長的奈米碳管被氧化。 The shielding gas is nitrogen or an inert gas. The carbon source gas may be selected from the chemically active hydrocarbons such as ethanol, acetylene and ethylene. The carrier gas is hydrogen. The flow rate of the carbon source gas is 20 to 200 sccm, and the flow rate of the carrier gas is 50 to 600 sccm. After the carbon source gas is stopped, the protective gas is continuously supplied until the temperature of the reaction chamber is lowered to room temperature to prevent the grown carbon nanotube from being oxidized.
本實施例中,所述保護氣體為氬氣,碳源氣為乙炔,反應溫度為800℃,奈米碳管的生長時間為60分鐘。 In this embodiment, the shielding gas is argon, the carbon source gas is acetylene, the reaction temperature is 800 ° C, and the growth time of the carbon nanotubes is 60 minutes.
另外,可通過調節碳源氣和載氣的流量比,來控制生長出的奈米碳管的性質,如管徑、透明度、電阻等。本技術方案實施例中,當所述碳源氣和載氣的流量比為1:100至10:100時,可生長出單壁奈米碳管。當繼續增大碳源氣的流量比時,可生長出雙壁奈米碳管。故所形成的帶狀奈米碳管陣列中的奈米碳管可為單壁奈米碳管或雙壁奈米碳管。該單壁奈米碳管的直徑為0.5奈米~50奈米,該雙壁奈米碳管的直徑為1.0奈米~50奈米。優選地,所 述奈米碳管的直徑小於10奈米。 In addition, the properties of the grown carbon nanotubes, such as pipe diameter, transparency, electrical resistance, etc., can be controlled by adjusting the flow ratio of the carbon source gas to the carrier gas. In the embodiment of the technical solution, when the flow ratio of the carbon source gas and the carrier gas is 1:100 to 10:100, a single-walled carbon nanotube can be grown. When the flow ratio of the carbon source gas is continuously increased, a double-walled carbon nanotube can be grown. Therefore, the carbon nanotubes in the array of ribbon-shaped carbon nanotubes formed may be single-walled carbon nanotubes or double-walled carbon nanotubes. The single-walled carbon nanotube has a diameter of 0.5 nm to 50 nm, and the double-walled carbon nanotube has a diameter of 1.0 nm to 50 nm. Preferably, The diameter of the carbon nanotubes is less than 10 nm.
在一定條件下,所述帶狀奈米碳管陣列的生長高度隨生長時間的延長而增大。所述帶狀奈米碳管陣列的生長高度可達1毫米~10毫米。本技術方案實施例中,通入碳源氣及載氣後反應60分鐘,所生長出的帶狀奈米碳管陣列的高度為1毫米~2毫米。 Under certain conditions, the growth height of the ribbon-shaped carbon nanotube array increases with the growth time. The strip-shaped carbon nanotube array has a growth height of up to 1 mm to 10 mm. In the embodiment of the technical solution, after the carbon source gas and the carrier gas are introduced for 60 minutes, the height of the strip-shaped carbon nanotube array grown is 1 mm to 2 mm.
所述帶狀奈米碳管陣列為由多個長度較長的奈米碳管形成的純奈米碳管陣列。通過上述控制生長條件,如生長溫度,碳源氣和載氣的流量比等,該帶狀奈米碳管陣列中的奈米碳管基本不含有雜質,如無定型碳或殘留的催化劑金屬顆粒等。 The ribbon-shaped carbon nanotube array is a pure carbon nanotube array formed of a plurality of long-length carbon nanotubes. By controlling the growth conditions, such as the growth temperature, the flow ratio of the carbon source gas and the carrier gas, etc., the carbon nanotubes in the ribbon-shaped carbon nanotube array are substantially free of impurities such as amorphous carbon or residual catalyst metal particles. Wait.
所述處理帶狀奈米碳管陣列,形成奈米碳管層的步驟可通過以下三種方式實現:其一,採用有機溶劑處理法處理所述帶狀奈米碳管陣列,形成一奈米碳管層。其二,使用機械外力處理法處理所述帶狀奈米碳管陣列,形成一奈米碳管層。其三,使用氣流處理法處理所述帶狀奈米碳管陣列,形成一奈米碳管層。 The step of processing the ribbon-shaped carbon nanotube array to form the carbon nanotube layer can be achieved in the following three ways: First, the strip-shaped carbon nanotube array is processed by an organic solvent treatment method to form a nano carbon Pipe layer. Second, the strip-shaped carbon nanotube array is treated by a mechanical external force treatment to form a carbon nanotube layer. Third, the strip-shaped carbon nanotube array is treated by a gas flow treatment to form a carbon nanotube layer.
所述採用有機溶劑處理法處理所述奈米碳管陣列,形成一奈米碳管層的方法具體包括以下步驟:提供一盛有有機溶劑的容器;將形成有帶狀奈米碳管陣列的絕緣基底110浸入盛有有機溶劑的容器中;及將所述絕緣基底110沿垂直於所述帶狀奈米碳管陣列的長度方向從有機溶劑中取出,所述奈米碳管陣列在有機溶劑表面張力的作用下傾倒,黏附在所述絕緣基底110表面;使有機溶劑揮發 ,形成一奈米碳管層。所述有機溶劑可選用揮發性有機溶劑,如乙醇、甲醇、丙酮、二氯乙烷或氯仿,本實施例中採用乙醇。所形成的奈米碳管層在揮發性有機溶劑的表面張力的作用下,可貼附在所述基底表面,且表面體積比减小,黏性降低,具有良好的機械强度及韌性。 The method for treating the carbon nanotube array by an organic solvent treatment method to form a carbon nanotube layer comprises the following steps: providing a container containing an organic solvent; forming a ribbon-shaped carbon nanotube array The insulating substrate 110 is immersed in a container containing an organic solvent; and the insulating substrate 110 is taken out from the organic solvent in a length direction perpendicular to the array of the ribbon-shaped carbon nanotubes, the array of the carbon nanotubes being in an organic solvent Dipping under the action of surface tension, adhering to the surface of the insulating substrate 110; volatilizing the organic solvent Forming a carbon nanotube layer. The organic solvent may be selected from a volatile organic solvent such as ethanol, methanol, acetone, dichloroethane or chloroform, and ethanol is used in this embodiment. The formed carbon nanotube layer can be attached to the surface of the substrate under the action of the surface tension of the volatile organic solvent, and the surface volume ratio is reduced, the viscosity is lowered, and the mechanical strength and toughness are good.
所述使用機械外力處理法處理所述帶狀奈米碳管陣列,形成一奈米碳管層的方法具體包括以下步驟:提供一壓頭;及將該壓頭沿垂直於所述帶狀奈米碳管陣列的長度方向碾壓所述帶狀奈米碳管陣列,奈米碳管沿垂直於所述帶狀奈米碳管陣列的長度方向傾倒,形成一奈米碳管層。所述壓頭為滾軸狀壓頭。所述機械外力的施加裝置不限於上述壓頭,也可為一具有一定平整表面的其它裝置,只要能使所述帶狀奈米碳管陣列中的奈米碳管沿垂直於所述帶狀奈米碳管陣列的長度方向傾倒即可。在壓力的作用下,所述帶狀奈米碳管陣列可與生長的基底分離,從而形成由多個奈米碳管組成的具有自支撑結構的奈米碳管層。 The method for processing the ribbon carbon nanotube array by using a mechanical external force treatment method to form a carbon nanotube layer specifically includes the steps of: providing a pressure head; and directing the pressure head perpendicular to the ribbon The ribbon carbon nanotube array is milled in the longitudinal direction of the carbon nanotube array, and the carbon nanotubes are poured perpendicularly to the length of the ribbon-shaped carbon nanotube array to form a carbon nanotube layer. The indenter is a roller-shaped indenter. The mechanical external force applying device is not limited to the above-mentioned indenter, and may be another device having a certain flat surface as long as the carbon nanotubes in the strip-shaped carbon nanotube array can be perpendicular to the strip shape. The length of the carbon nanotube array can be dumped. Under the action of pressure, the array of ribbon-shaped carbon nanotubes can be separated from the grown substrate to form a carbon nanotube layer having a self-supporting structure composed of a plurality of carbon nanotubes.
所述使用氣流處理法處理所述帶狀奈米碳管陣列,形成一奈米碳管層的方法具體包括以下步驟:提供一風機,該風機可產生一氣流;及將該風機沿垂直於所述帶狀奈米碳管陣列的長度方向施加一氣流於所述帶狀奈米碳管陣列,奈米碳管沿垂直於所述帶狀奈米碳管陣列的長度方向傾倒,形成一奈米碳管層。所述氣流的施加裝置不限於上述風機,可為任何可產生氣流的裝置。 The method for treating the ribbon carbon nanotube array by using a gas flow treatment method to form a carbon nanotube layer comprises the following steps: providing a fan, the fan generating an air flow; and the fan being perpendicular to the Applying a gas flow to the array of the ribbon-shaped carbon nanotubes in the longitudinal direction of the ribbon-shaped carbon nanotube array, the carbon nanotubes are poured perpendicularly to the length of the array of the ribbon-shaped carbon nanotubes to form a nanometer Carbon tube layer. The application means of the air flow is not limited to the above-described fan, and may be any device that can generate an air flow.
本實施例中,所述奈米碳管層的密度與上述帶狀催化劑 薄膜的寬度有關。所述帶狀催化劑薄膜的寬度越大,所製備的奈米碳管層的密度則越大;反之,所述帶狀催化劑薄膜的寬度越小,所製備的奈米碳管層的密度則越小。可以理解,通過控制帶狀催化劑薄膜的寬度,即可控制所製備的奈米碳管層的密度。 In this embodiment, the density of the carbon nanotube layer and the above strip catalyst The width of the film is related. The greater the width of the strip catalyst film, the greater the density of the prepared carbon nanotube layer; conversely, the smaller the width of the strip catalyst film, the higher the density of the prepared carbon nanotube layer. small. It will be appreciated that by controlling the width of the strip catalyst film, the density of the prepared carbon nanotube layer can be controlled.
可以理解,由於上述奈米碳管的生長溫度較高,故上述絕緣基底110的材料必須選用耐高溫的硬性材料,從而限制了基底材料的選擇。為使該薄膜電晶體10能够採用更廣泛的基底材料,尤其為一柔性基底材料,從而形成一柔性薄膜電晶體10,在生長奈米碳管層後可以進一步通過一轉印步驟,將該奈米碳管層轉印在其它基底上。具體地,該轉印步驟包括以下步驟:首先,提供一轉印基底;其次,將該形成有奈米碳管層的絕緣基底110倒扣在該轉印基底上,使奈米碳管層表面與轉印基底表面接觸,從而形成一從上到下依次包括絕緣基底110、奈米碳管層及轉印基底的三層結構;再次,熱壓該三層結構;最後,移去絕緣基底110,從而使上述奈米碳管層黏附於所述轉印基底表面。 It can be understood that, due to the high growth temperature of the above-mentioned carbon nanotubes, the material of the above-mentioned insulating substrate 110 must use a hard material resistant to high temperature, thereby limiting the selection of the substrate material. In order to enable the thin film transistor 10 to adopt a wider substrate material, especially a flexible substrate material, a flexible thin film transistor 10 is formed, which can be further passed through a transfer step after growing the carbon nanotube layer. The carbon nanotube layer is transferred onto other substrates. Specifically, the transferring step includes the steps of: firstly, providing a transfer substrate; secondly, inverting the insulating substrate 110 formed with the carbon nanotube layer on the transfer substrate to make the surface of the carbon nanotube layer Contacting the surface of the transfer substrate to form a three-layer structure including an insulating substrate 110, a carbon nanotube layer and a transfer substrate in order from top to bottom; again, hot pressing the three-layer structure; finally, removing the insulating substrate 110 Thereby, the above-mentioned carbon nanotube layer is adhered to the surface of the transfer substrate.
該轉印基底的材料為一柔性材料,如塑料或樹脂材料等。本實施例中,該轉印基底為一PET薄膜。熱壓的溫度及時間取决於所述轉印基底的材料種類。當該轉印基底的材料為一塑料或樹脂時,熱壓溫度為50~200℃,熱壓時間為5~30分鐘。通過熱壓步驟,奈米碳管與轉印基底表面的結合更為緊密,從而能够容易地與絕緣基底110分離。 The material of the transfer substrate is a flexible material such as a plastic or resin material. In this embodiment, the transfer substrate is a PET film. The temperature and time of hot pressing depend on the kind of material of the transfer substrate. When the material of the transfer substrate is a plastic or a resin, the hot pressing temperature is 50 to 200 ° C, and the hot pressing time is 5 to 30 minutes. By the hot pressing step, the carbon nanotubes are more closely bonded to the surface of the transfer substrate, so that they can be easily separated from the insulating substrate 110.
請參見圖3,所製備的奈米碳管層包括多個擇優取向排列的奈米碳管。所述奈米碳管層中的多個奈米碳管具有大致相等的長度。優選地,所述奈米碳管層中的多個奈米碳管相互平行。 Referring to FIG. 3, the prepared carbon nanotube layer comprises a plurality of carbon nanotubes arranged in a preferred orientation. The plurality of carbon nanotubes in the carbon nanotube layer have substantially equal lengths. Preferably, the plurality of carbon nanotubes in the carbon nanotube layer are parallel to each other.
所述直接在絕緣基底110表面形成一奈米碳管層的步驟具體包括以下步驟:提供一生長基底,該生長基底表面形成有一單分散性催化劑層;將所述生長基底和絕緣基底110放入一反應室中,且使所述生長基底和絕緣基底110間隔設置,在保護氣體環境下加熱到奈米碳管的生長溫度,通入碳源氣,沿著氣流的方向生長奈米碳管,在所述絕緣基底110表面形成一奈米碳管薄膜,進而形成一奈米碳管層。 The step of forming a carbon nanotube layer directly on the surface of the insulating substrate 110 specifically includes the steps of: providing a growth substrate having a monodisperse catalyst layer formed on the surface thereof; placing the growth substrate and the insulating substrate 110 a reaction chamber, and the growth substrate and the insulating substrate 110 are spaced apart, heated to a growth temperature of the carbon nanotubes under a protective gas atmosphere, and a carbon source gas is introduced to grow the carbon nanotubes along the direction of the gas flow. A carbon nanotube film is formed on the surface of the insulating substrate 110 to form a carbon nanotube layer.
所述催化劑的材料可為鐵、鈷、鎳或其任意組合的合金材料,或金屬鹽的單分散性溶液或者金屬的單分散性溶液。當選用鐵、鈷、鎳或其任意組合的合金材料製備單分散性催化劑層時,可採用沈積方法將催化劑材料沈積到生長基底表面;當選用金屬鹽的單分散性溶液或者金屬的單分散性溶液製備單分散性催化劑層,可將金屬鹽或者金屬的單分散性溶液塗敷於生長基底上,烘乾後即形成所述催化劑層。 The material of the catalyst may be an alloy material of iron, cobalt, nickel or any combination thereof, or a monodisperse solution of a metal salt or a monodisperse solution of a metal. When a monodisperse catalyst layer is prepared using an alloy material of iron, cobalt, nickel or any combination thereof, a deposition method may be used to deposit the catalyst material onto the surface of the growth substrate; when a monodisperse solution of the metal salt or monodispersity of the metal is selected The solution prepares a monodisperse catalyst layer, and a monodispersity solution of a metal salt or a metal can be applied to the growth substrate, and the catalyst layer is formed after drying.
所述生長基底為一耐高溫基板,其材料不限,只要確保其熔點高於所述奈米碳管的生長溫度即可。所述基底形狀不限,可為方形、圓形等任何形狀。本技術方案實施例所述生長基底採用與所述絕緣基底110同樣材料,同樣尺寸的基底。 The growth substrate is a high temperature resistant substrate, and the material thereof is not limited as long as the melting point thereof is higher than the growth temperature of the carbon nanotubes. The shape of the substrate is not limited and may be any shape such as a square shape, a circular shape, or the like. The growth substrate described in the embodiment of the present technical solution adopts the same material and the same size substrate as the insulating substrate 110.
所述奈米碳管的生長溫度為800℃~1000℃。當通入碳源氣後,在生長基底表面催化劑顆粒的作用下開始生長奈米碳管。奈米碳管一端固定於生長基底上,另一端不斷生長。由於催化劑層包括多個單分散性催化劑顆粒,所以生長的奈米碳管不會很密,從而使得部分奈米碳管可以長成為長度較長的奈米碳管。將所述碳源氣從靠近生長基底處通入,所以隨著碳源氣的不斷通入,生長的奈米碳管隨著碳源氣漂浮於絕緣基底110上空。該生長機理稱作“放風箏機理”。奈米碳管的生長時間與所要製備的奈米碳管的長度有關。本實施例中,生長時間為30分鐘時,所生長出的奈米碳管的長度可達8厘米。當停止通入碳源氣,奈米碳管停止生長,平行且間隔的形成於絕緣基底110上,形成一奈米碳管薄膜。該奈米碳管薄膜中相鄰兩個奈米碳管之間的距離大於20微米。 The carbon nanotube has a growth temperature of 800 ° C to 1000 ° C. After the carbon source gas is introduced, the growth of the carbon nanotubes is started under the action of the catalyst particles on the surface of the growth substrate. The carbon nanotube is fixed at one end to the growth substrate and the other end is continuously grown. Since the catalyst layer includes a plurality of monodisperse catalyst particles, the grown carbon nanotubes are not dense, so that a part of the carbon nanotubes can grow into a longer length of carbon nanotubes. The carbon source gas is introduced from near the growth substrate, so as the carbon source gas is continuously introduced, the grown carbon nanotubes float over the insulating substrate 110 with the carbon source gas. This growth mechanism is called the “flying kite mechanism”. The growth time of the carbon nanotubes is related to the length of the carbon nanotubes to be prepared. In this embodiment, when the growth time is 30 minutes, the length of the carbon nanotubes grown can be up to 8 cm. When the carbon source gas is stopped, the carbon nanotubes stop growing, and are formed in parallel and spaced on the insulating substrate 110 to form a carbon nanotube film. The distance between two adjacent carbon nanotubes in the carbon nanotube film is greater than 20 microns.
進一步地,為了提高所生長出的奈米碳管薄膜中奈米碳管的密度,可通過更換新的生長基底或將原生長基底取出清洗後沈積新的催化劑薄膜的方式來實現奈米碳管的多次生長,形成多個奈米碳管薄膜,進而提高所生長出的奈米碳管薄膜的密度,所述多個奈米碳管薄膜形成一奈米碳管層。另外,在上述奈米碳管的多次生長中,也可將所述絕緣基底110旋轉一定角度,從而使相鄰兩層奈米碳管薄膜中的奈米碳管之間具有一交叉角度α,α大於等於0度且小於等於90度。所述奈米碳管層包括多個奈米碳管,且奈米碳管之間通過凡德瓦爾力緊密結合形成一自支撑結構。 Further, in order to increase the density of the carbon nanotubes in the grown carbon nanotube film, the carbon nanotubes can be realized by replacing the new growth substrate or removing the original growth substrate and depositing a new catalyst film after cleaning. The plurality of carbon nanotube films are formed by a plurality of growths, thereby increasing the density of the grown carbon nanotube film, and the plurality of carbon nanotube films form a carbon nanotube layer. In addition, in the multiple growth of the above carbon nanotubes, the insulating substrate 110 may also be rotated by a certain angle so that the carbon nanotubes in the adjacent two layers of carbon nanotube film have a crossing angle α. , α is greater than or equal to 0 degrees and less than or equal to 90 degrees. The carbon nanotube layer comprises a plurality of carbon nanotubes, and the carbon nanotubes are tightly combined by a van der Waals force to form a self-supporting structure.
另外,當所製備的奈米碳管層的面積較大時,或當需要製備多個薄膜電晶體10時,可將所形成的奈米碳管層蝕刻成多個具有所需形狀和尺寸的奈米碳管層,該奈米碳管層用作半導體層140。所述蝕刻方法不限,可為先前技術中任何蝕刻方法。 In addition, when the area of the prepared carbon nanotube layer is large, or when it is required to prepare a plurality of thin film transistors 10, the formed carbon nanotube layer can be etched into a plurality of shapes and sizes having a desired shape. The carbon nanotube layer is used as the semiconductor layer 140. The etching method is not limited and may be any etching method in the prior art.
步驟三:間隔形成一源極151及一汲極152,並使該源極151及汲極152與上述半導體層140中的部分奈米碳管的兩端電連接。 Step 3: A source 151 and a drain 152 are formed at intervals, and the source 151 and the drain 152 are electrically connected to both ends of a portion of the carbon nanotubes in the semiconductor layer 140.
該源極151及汲極152的材料應具有較好的導電性。具體地,該源極151及汲極152的材料可以為金屬、合金、銦錫氧化物(ITO)、銻錫氧化物(ATO)、導電銀膠、導電聚合物及奈米碳管薄膜等導電材料。根據形成源極151及汲極152的材料種類的不同,可以採用不同方法形成該源極151及汲極152。具體地,當該源極151及汲極152的材料為金屬、合金、ITO或ATO時,可以通過濺鍍、濺射、沈積、光罩及蝕刻等方法形成所述源極151及汲極152。當該源極151及汲極152的材料為導電銀膠、導電聚合物或奈米碳管薄膜時,可以通過直接黏附或印刷塗敷的方法,將該導電銀膠或奈米碳管薄膜塗敷或黏附於絕緣基底110或半導體層140表面,形成源極151及汲極152。一般地,該源極151及汲極152的厚度為0.5奈米~100微米,源極151至汲極152之間的距離為1~100微米。 The material of the source 151 and the drain 152 should have good electrical conductivity. Specifically, the material of the source 151 and the drain 152 may be conductive, such as metal, alloy, indium tin oxide (ITO), antimony tin oxide (ATO), conductive silver paste, conductive polymer, and carbon nanotube film. material. The source 151 and the drain 152 can be formed by different methods depending on the type of material forming the source 151 and the drain 152. Specifically, when the material of the source 151 and the drain 152 is metal, alloy, ITO or ATO, the source 151 and the drain 152 may be formed by sputtering, sputtering, deposition, masking, etching, or the like. . When the material of the source 151 and the drain 152 is a conductive silver paste, a conductive polymer or a carbon nanotube film, the conductive silver paste or the carbon nanotube film can be coated by direct adhesion or printing. The source 151 and the drain 152 are formed by being applied or adhered to the surface of the insulating substrate 110 or the semiconductor layer 140. Generally, the source 151 and the drain 152 have a thickness of 0.5 nm to 100 μm, and the distance between the source 151 and the drain 152 is 1 to 100 μm.
本實施例中,該源極151及汲極152的材料為金屬。上述步驟三具體可通過下述兩種方式進行。第一種方式具體包括以下步驟:首先,在上述半導體層140表面均勻塗敷 覆一層光阻;其次,通過曝光及顯影等微影方法在光阻上形成源極151及汲極152區域,在該源極151及汲極152區域露出該半導體層140;再次,通過真空濺鍍、磁控濺射或電子束蒸發沈積等沈積方法在上述光阻、源極151及汲極152區域表面沈積一金屬層,優選為鈀、鈦或鎳金屬層;最後,通過丙酮等有機溶劑去除光阻及其上的金屬層,即得到形成在所述半導體層140上的源極151及汲極152。第二種方式具體包括以下步驟:首先,在半導體層140表面沈積一金屬層;其次,在該金屬層表面塗敷一層光阻;再次,通過曝光及顯影等微影方法去除源極151區域及汲極152區域外的光阻;最後,通過電漿蝕刻等方法去除源極151區域及汲極152區域外的金屬層,並以丙酮等有機溶劑去除源極151區域及汲極152區域上的光阻,即得到形成在半導體層140上的源極151及汲極152。本實施例中,該源極151及汲極152的厚度為1微米,源極151至汲極152之間的距離為50微米。 In this embodiment, the material of the source 151 and the drain 152 is metal. The above step 3 can be specifically carried out in the following two ways. The first method specifically includes the following steps: First, uniformly coating the surface of the above semiconductor layer 140 Coating a layer of photoresist; secondly, forming a source 151 and a drain 152 region on the photoresist by a lithography method such as exposure and development, exposing the semiconductor layer 140 in the source 151 and the drain 152; again, by vacuum sputtering A deposition method such as plating, magnetron sputtering or electron beam evaporation deposition deposits a metal layer on the surface of the photoresist, source 151 and drain 152 regions, preferably a palladium, titanium or nickel metal layer; finally, an organic solvent such as acetone The photoresist and the metal layer thereon are removed, that is, the source 151 and the drain 152 formed on the semiconductor layer 140 are obtained. The second method specifically includes the following steps: first, depositing a metal layer on the surface of the semiconductor layer 140; secondly, applying a layer of photoresist on the surface of the metal layer; again, removing the source 151 region by a lithography method such as exposure and development; The photoresist outside the drain 152 region; finally, the metal layer outside the source 151 region and the drain 152 region is removed by plasma etching or the like, and the source 151 region and the drain 152 region are removed by an organic solvent such as acetone. The photoresist, that is, the source 151 and the drain 152 formed on the semiconductor layer 140 are obtained. In this embodiment, the source 151 and the drain 152 have a thickness of 1 micron, and the distance between the source 151 and the drain 152 is 50 micrometers.
可以理解,為了得到具有更好的半導體性的半導體層140,在形成源極151及汲極152之後,可以進一步包括一去除半導體層140中的導體性奈米碳管的步驟。具體包括以下步驟:首先,提供一外部電源,其次,將外部電源的正負兩極連接至源極151及汲極152;最後,通過外部電源在源極151及汲極152兩端施加一較大電壓,使導體性的奈米碳管發熱並燒蝕,獲得一半導體性的半導體層140。該電壓在1~1000伏範圍內。 It can be understood that, in order to obtain the semiconductor layer 140 having better semiconductor properties, after the source electrode 151 and the drain electrode 152 are formed, a step of removing the conductive carbon nanotubes in the semiconductor layer 140 may be further included. Specifically, the method includes the following steps: first, providing an external power supply, and secondly, connecting the positive and negative poles of the external power source to the source 151 and the drain 152; finally, applying a large voltage across the source 151 and the drain 152 through the external power source. The conductive carbon nanotube is heated and ablated to obtain a semiconducting semiconductor layer 140. This voltage is in the range of 1 to 1000 volts.
另外,上述去除半導體層140中導體性奈米碳管的方法也 可以使用氫電漿、微波、太赫茲(THz)、紅外線(IR)、紫外線(UV)或可見光(Vis)照射該半導體層140,使導體性奈米碳管發熱並燒蝕,獲得一半導體性的半導體層140。 In addition, the above method of removing the conductive carbon nanotubes in the semiconductor layer 140 is also The semiconductor layer 140 may be irradiated with hydrogen plasma, microwave, terahertz (THz), infrared (IR), ultraviolet (UV) or visible light (Vis) to heat and ablate the conductive carbon nanotube to obtain a semiconducting property. Semiconductor layer 140.
步驟四:在上述半導體層140上形成一絕緣層130。 Step 4: Form an insulating layer 130 on the semiconductor layer 140.
該絕緣層130的材料可以為氮化矽、氧化矽等硬性材料或苯並環丁烯(BCB)、聚酯或丙烯酸樹脂等柔性材料。根據絕緣層130的材料種類的不同,可以採用不同方法形成該絕緣層130。具體地,當該絕緣層130的材料為氮化矽或氧化矽時,可以通過沈積的方法形成絕緣層130。當該絕緣層130的材料為苯並環丁烯(BCB)、聚酯或丙烯酸樹脂時,可以通過印刷塗敷的方法形成絕緣層130。一般地,該絕緣層130的厚度為0.5奈米~100微米。 The material of the insulating layer 130 may be a hard material such as tantalum nitride or tantalum oxide or a flexible material such as benzocyclobutene (BCB), polyester or acrylic resin. The insulating layer 130 may be formed by different methods depending on the kind of the material of the insulating layer 130. Specifically, when the material of the insulating layer 130 is tantalum nitride or tantalum oxide, the insulating layer 130 may be formed by a deposition method. When the material of the insulating layer 130 is benzocyclobutene (BCB), polyester or acrylic resin, the insulating layer 130 can be formed by a printing coating method. Generally, the insulating layer 130 has a thickness of 0.5 nm to 100 μm.
本實施方式中採用電漿化學氣相沈積等沈積方法形成一氮化矽絕緣層130覆蓋於半導體層140及形成在半導體層140上的源極151及汲極152表面。所述絕緣層130的厚度約為1微米。 In the present embodiment, a tantalum nitride insulating layer 130 is formed on the surface of the semiconductor layer 140 and the source electrode 151 and the drain 152 formed on the semiconductor layer 140 by a deposition method such as plasma chemical vapor deposition. The insulating layer 130 has a thickness of about 1 micron.
可以理解,根據薄膜電晶體10的不同應用,可以採用與形成源極151及汲極152相似的微影或蝕刻的方法將所述源極151及汲極152的一部分暴露在絕緣層130外。 It can be understood that, depending on the different applications of the thin film transistor 10, a portion of the source 151 and the drain 152 may be exposed outside the insulating layer 130 by lithography or etching similar to the formation of the source 151 and the drain 152.
步驟五:形成一閘極120於所述絕緣層130表面,得到一薄膜電晶體10。 Step 5: forming a gate 120 on the surface of the insulating layer 130 to obtain a thin film transistor 10.
該閘極120的材料應具有較好的導電性。具體地,該閘極120的材料可以為金屬、合金、ITO、ATO、導電銀膠、 導電聚合物及奈米碳管薄膜等導電材料。該金屬或合金材料可以為鋁、銅、鎢、鉬、金或其合金。具體地,當該閘極120的材料為金屬、合金、ITO或ATO時,可以通過濺鍍、濺射、沈積、光罩及蝕刻等方法形成閘極120。當該閘極120的材料為導電銀膠、導電聚合物或奈米碳管薄膜時,可以通過直接黏附或印刷塗敷的方法形成閘極120。一般地,該閘極120的厚度為0.5奈米~100微米。 The material of the gate 120 should have good electrical conductivity. Specifically, the material of the gate 120 may be metal, alloy, ITO, ATO, conductive silver paste, A conductive material such as a conductive polymer or a carbon nanotube film. The metal or alloy material may be aluminum, copper, tungsten, molybdenum, gold or alloys thereof. Specifically, when the material of the gate 120 is metal, alloy, ITO or ATO, the gate 120 may be formed by sputtering, sputtering, deposition, masking, etching, or the like. When the material of the gate 120 is a conductive silver paste, a conductive polymer or a carbon nanotube film, the gate 120 can be formed by direct adhesion or printing. Generally, the gate 120 has a thickness of 0.5 nm to 100 μm.
本技術方案實施例中通過與形成源極151及汲極152相似的方法在絕緣層130表面且與半導體層140相對的位置形成一導電薄膜作為閘極120。該閘極120通過絕緣層130與半導體層140電絕緣。本技術方案實施例中,所述閘極120的材料為鈀,閘極120的厚度約為1微米。 In the embodiment of the present technical solution, a conductive film is formed as the gate 120 at a position on the surface of the insulating layer 130 and opposite to the semiconductor layer 140 by a method similar to the formation of the source electrode 151 and the drain electrode 152. The gate 120 is electrically insulated from the semiconductor layer 140 by an insulating layer 130. In the embodiment of the technical solution, the material of the gate 120 is palladium, and the thickness of the gate 120 is about 1 micrometer.
請參閱圖4及圖5,本技術方案第二實施例提供一種底閘型薄膜電晶體20的製備方法,其與第一實施例中薄膜電晶體10的製備方法基本相同。主要區別在於,本實施例中形成的薄膜電晶體20為一底閘型結構。本技術方案第二實施例薄膜電晶體20的製備方法包括以下步驟: Referring to FIG. 4 and FIG. 5, the second embodiment of the present invention provides a method for preparing the bottom gate type thin film transistor 20, which is basically the same as the method for preparing the thin film transistor 10 in the first embodiment. The main difference is that the thin film transistor 20 formed in this embodiment is a bottom gate type structure. The method for preparing the thin film transistor 20 of the second embodiment of the present technical solution includes the following steps:
步驟一:提供一生長基底。 Step 1: Provide a growth substrate.
步驟二:形成一奈米碳管層於所述生長基底表面,所述奈米碳管層包括多個奈米碳管。 Step 2: forming a carbon nanotube layer on the surface of the growth substrate, the carbon nanotube layer comprising a plurality of carbon nanotubes.
步驟三:提供一絕緣基底210。 Step 3: Provide an insulating substrate 210.
步驟四:形成一閘極220於所述絕緣基底210表面。 Step 4: Form a gate 220 on the surface of the insulating substrate 210.
步驟五:形成一絕緣層230覆蓋所述閘極220。 Step 5: Form an insulating layer 230 to cover the gate 220.
步驟六:轉印該奈米碳管層至所述絕緣層230表面,形成一半導體層240。 Step 6: Transfer the carbon nanotube layer to the surface of the insulating layer 230 to form a semiconductor layer 240.
該轉印步驟具體包括以下步驟:首先,將該形成有奈米碳管層的生長基底倒扣在絕緣基底210上使奈米碳管層表面與絕緣層230表面接觸,從而形成一從上到下依次包括生長基底、奈米碳管層及絕緣基底210的三層結構;再次,熱壓該三層結構;最後,移去生長基底,從而使上述奈米碳管層黏附於所述絕緣層230表面,形成一半導體層240。 The transferring step specifically includes the following steps: first, the growth substrate formed with the carbon nanotube layer is inverted on the insulating substrate 210 to bring the surface of the carbon nanotube layer into contact with the surface of the insulating layer 230, thereby forming a top to bottom The lower layer comprises a three-layer structure of a growth substrate, a carbon nanotube layer and an insulating substrate 210; again, the three-layer structure is hot-pressed; finally, the growth substrate is removed, thereby adhering the carbon nanotube layer to the insulating layer. At the surface of 230, a semiconductor layer 240 is formed.
當將該形成有奈米碳管層的生長基底倒扣在絕緣基底210上時,應確保該奈米碳管層表面與絕緣層230表面相貼合,從而使奈米碳管層黏附在絕緣層230上。 When the growth substrate on which the carbon nanotube layer is formed is inverted on the insulating substrate 210, it is ensured that the surface of the carbon nanotube layer is adhered to the surface of the insulating layer 230, thereby adhering the carbon nanotube layer to the insulation. On layer 230.
步驟七:間隔形成一源極251及一汲極252,並使該源極251及汲極252與上述半導體層240中的部分奈米碳管的兩端電連接。 Step 7: forming a source 251 and a drain 252 at intervals, and electrically connecting the source 251 and the drain 252 to both ends of a portion of the carbon nanotubes in the semiconductor layer 240.
所述源極251、汲極252、閘極220及絕緣層230均可採用與第一實施例相同的方法形成。 The source 251, the drain 252, the gate 220, and the insulating layer 230 may be formed in the same manner as in the first embodiment.
請參閱圖6,本技術方案第三實施例提供一種薄膜電晶體的製備方法,其與第一實施例薄膜電晶體10的製備方法基本相同。主要區別在於,本實施例在同一絕緣基底上形成多個薄膜電晶體,從而形成一薄膜電晶體陣列。本實施例薄膜電晶體的製備方法具體包括以下步驟: Referring to FIG. 6, a third embodiment of the present technical solution provides a method for preparing a thin film transistor, which is basically the same as the method for preparing the thin film transistor 10 of the first embodiment. The main difference is that this embodiment forms a plurality of thin film transistors on the same insulating substrate to form a thin film transistor array. The method for preparing the thin film transistor of the embodiment specifically includes the following steps:
步驟一:提供一絕緣基底。 Step 1: Provide an insulating substrate.
步驟二:在絕緣基底表面均勻形成多個奈米碳管層,所述奈米碳管層包括多個奈米碳管,進而形成多個半導體層。 Step 2: uniformly forming a plurality of carbon nanotube layers on the surface of the insulating substrate, the carbon nanotube layer comprising a plurality of carbon nanotubes to form a plurality of semiconductor layers.
上述步驟二可通過兩種方式進行。第一種方式具體包括以下步驟:在絕緣基底表面形成一大面積的奈米碳管層;及採用光罩及蝕刻等方法圖案化該奈米碳管層,從而在需要形成薄膜電晶體的不同位置形成多個奈米碳管層。第二種方式具體包括以下步驟:在預形成薄膜電晶體的位置形成多個帶狀催化劑薄膜;採用化學氣相沈積法生長多個帶狀奈米碳管陣列;及對多個帶狀奈米碳管陣列進行處理,形成多個奈米碳管層。 Step 2 above can be performed in two ways. The first method specifically includes the steps of: forming a large area of the carbon nanotube layer on the surface of the insulating substrate; and patterning the carbon nanotube layer by a mask and etching, thereby different in forming a thin film transistor The location forms a plurality of carbon nanotube layers. The second method specifically includes the steps of: forming a plurality of strip-shaped catalyst films at positions where the thin film transistors are pre-formed; growing a plurality of strip-shaped carbon nanotube arrays by chemical vapor deposition; and applying a plurality of strip-shaped nanotubes The carbon tube array is processed to form a plurality of carbon nanotube layers.
所述多個帶狀催化劑薄膜可通過熱沈積法、電子束沈積法或濺射法多次沈積而形成,也可通過微影法或光罩模法來實現。所述帶狀催化劑薄膜之間的間距優選為10微米~15毫米。所述帶狀催化劑薄膜的寬度為1微米~20微米。所述帶狀催化劑薄膜的厚度為0.1奈米~10奈米。 The plurality of strip catalyst films may be formed by multiple deposition by a thermal deposition method, an electron beam deposition method, or a sputtering method, or may be realized by a lithography method or a mask mold method. The spacing between the strip catalyst films is preferably from 10 micrometers to 15 millimeters. The strip catalyst film has a width of from 1 μm to 20 μm. The strip catalyst film has a thickness of from 0.1 nm to 10 nm.
步驟四:間隔形成多個源極及多個汲極,並使上述每一半導體層中的部分奈米碳管的兩端均與一源極及一汲極電連接。 Step 4: forming a plurality of sources and a plurality of drains at intervals, and electrically connecting both ends of each of the carbon nanotubes in each of the semiconductor layers to a source and a drain.
與本技術方案第一實施例中的源極151及汲極152的形成方法相似,可以先在形成有多個半導體層的整個絕緣基底表面沈積一金屬薄膜,再通過蝕刻等方法圖案化該金屬薄膜,從而在預定位置上一次形成多個源極及多個汲極。上述源極及汲極的材料也可為ITO、ATO、導電聚合 物、導電銀膠或奈米碳管。 Similar to the method of forming the source electrode 151 and the drain electrode 152 in the first embodiment of the present technical solution, a metal film may be deposited on the surface of the entire insulating substrate on which the plurality of semiconductor layers are formed, and then patterned by etching or the like. The film is such that a plurality of sources and a plurality of drains are formed at a predetermined position. The above source and drain materials can also be ITO, ATO, conductive polymerization Material, conductive silver glue or carbon nanotubes.
步驟五:形成一絕緣層於每一半導體層表面。 Step 5: forming an insulating layer on the surface of each of the semiconductor layers.
上述絕緣層的形成方法與本技術方案第一實施例中的薄膜電晶體10中的絕緣層130的製備方法相似,可以先在整個絕緣基底的表面沈積一氮化矽薄膜,再通過蝕刻等方法圖案化該氮化矽薄膜,從而在預定位置上一次形成多個絕緣層。上述絕緣層的材料也可為氧化矽等硬性材料或苯並環丁烯(BCB)、聚酯或丙烯酸樹脂等柔性材料。 The method for forming the insulating layer is similar to the method for preparing the insulating layer 130 in the thin film transistor 10 in the first embodiment of the present invention. A tantalum nitride film may be deposited on the surface of the entire insulating substrate, and then etched or the like. The tantalum nitride film is patterned to form a plurality of insulating layers at a predetermined position. The material of the insulating layer may be a hard material such as cerium oxide or a flexible material such as benzocyclobutene (BCB), polyester or acrylic resin.
步驟六:形成一閘極於每一絕緣層表面,得到多個薄膜電晶體。 Step 6: forming a gate on the surface of each insulating layer to obtain a plurality of thin film transistors.
可以理解,通過與第二實施例相似的方法,也可以形成多個薄膜電晶體,進而形成一薄膜電晶體陣列,其具體包括以下步驟: It can be understood that a plurality of thin film transistors can be formed by a method similar to that of the second embodiment, thereby forming a thin film transistor array, which specifically includes the following steps:
步驟一:提供一生長基底。 Step 1: Provide a growth substrate.
步驟二:形成一奈米碳管層於所述生長基底表面,所述奈米碳管層包括多個奈米碳管。 Step 2: forming a carbon nanotube layer on the surface of the growth substrate, the carbon nanotube layer comprising a plurality of carbon nanotubes.
步驟三:提供一絕緣基底。 Step 3: Provide an insulating substrate.
步驟四:形成多個閘極於所述絕緣基底表面。 Step 4: forming a plurality of gates on the surface of the insulating substrate.
步驟五:形成至少一絕緣層覆蓋所述多個閘極。 Step 5: forming at least one insulating layer to cover the plurality of gates.
步驟六:鋪設上述至少一奈米碳管層於所述絕緣層表面,圖案化該奈米碳管層,形成多個半導體層,該多個半導體層與上述多個閘極通過絕緣層相對並絕緣設置。 Step 6: laying the at least one carbon nanotube layer on the surface of the insulating layer, patterning the carbon nanotube layer to form a plurality of semiconductor layers, and the plurality of semiconductor layers and the plurality of gates are opposite to each other through the insulating layer Insulation setting.
步驟七:間隔形成多個源極及多個汲極,並使該源極及汲極與上述半導體層中的部分奈米碳管的兩端電連接,形成多個薄膜電晶體。 Step 7: forming a plurality of source electrodes and a plurality of drain electrodes at intervals, and electrically connecting the source and the drain electrodes to both ends of a portion of the carbon nanotubes in the semiconductor layer to form a plurality of thin film transistors.
本技術方案實施例薄膜電晶體的製備方法具有以下優點:其一,由於所述半導體層可直接形成在所述絕緣基底上,或通過對形成在所述生長基底上的奈米碳管陣列進行轉印處理而製備,這種半導體層的形成方法比先前技術中的噴塗法形成薄膜電晶體半導體層的方法簡單,無需經過在有機溶劑中分散奈米碳管的步驟。其二,由於所製備的奈米碳管層中的奈米碳管沿一定方向平行排列,故將該奈米碳管層作為半導體層時,可以通過控制奈米碳管層的設置方向來控制源極至汲極間奈米碳管的排列方向,從而使薄膜電晶體獲得較大的載子移動率。其三,由於奈米碳管具有優異的力學性能,則由多個擇優取向排列或具有一定交叉角度的奈米碳管組成的半導體層具有較好的韌性及機械强度,從而有利於製備柔性薄膜電晶體。其四,可通過對所製備的大面積奈米碳管層進行蝕刻或製備多個奈米碳管層來製備多個薄膜電晶體,進而可實現薄膜電晶體的批量生產,且該方法製備的薄膜電晶體的成本較低。其五,由於本實施例所提供的奈米碳管層可以採用一轉印步驟將奈米碳管層轉印到其它基底上,該基底的材料可以選擇不耐高溫的柔性材料,有利於製備柔性薄膜電晶體。 The method for preparing a thin film transistor of the embodiment of the present invention has the following advantages: first, since the semiconductor layer can be directly formed on the insulating substrate, or by performing an array of carbon nanotubes formed on the growth substrate The method of forming a semiconductor layer is simpler than the method of forming a thin film transistor semiconductor layer by a spray method in the prior art, and does not require a step of dispersing a carbon nanotube in an organic solvent. Second, since the carbon nanotubes in the prepared carbon nanotube layer are arranged in parallel in a certain direction, when the carbon nanotube layer is used as a semiconductor layer, it can be controlled by controlling the direction in which the carbon nanotube layer is disposed. The orientation of the source-to-deuterium carbon nanotubes allows the thin film transistor to achieve a large carrier mobility. Thirdly, due to the excellent mechanical properties of the carbon nanotubes, the semiconductor layer composed of a plurality of preferentially oriented or carbon nanotubes having a certain angle of intersection has good toughness and mechanical strength, thereby facilitating the preparation of the flexible film. Transistor. Fourth, a plurality of thin film transistors can be prepared by etching the prepared large-area carbon nanotube layer or preparing a plurality of carbon nanotube layers, thereby realizing mass production of the thin film transistor, and the method is prepared by the method. Thin film transistors are less expensive. Fifthly, since the carbon nanotube layer provided in the embodiment can transfer the carbon nanotube layer to other substrates by a transfer step, the material of the substrate can be selected from a flexible material that is not resistant to high temperature, which is advantageous for preparation. Flexible film transistor.
綜上所述,本發明確已符合發明專利之要件,遂依法提出專利申請。惟,以上所述者僅為本發明之較佳實施例 ,自不能以此限制本案之申請專利範圍。舉凡習知本案技藝之人士援依本發明之精神所作之等效修飾或變化,皆應涵蓋於以下申請專利範圍內。 In summary, the present invention has indeed met the requirements of the invention patent, and has filed a patent application according to law. However, the above is only a preferred embodiment of the present invention. It is not possible to limit the scope of patent application in this case. Equivalent modifications or variations made by those skilled in the art in light of the spirit of the invention are intended to be included within the scope of the following claims.
10,20‧‧‧薄膜電晶體 10,20‧‧‧film transistor
110,210‧‧‧絕緣基底 110,210‧‧‧Insulation base
120,220‧‧‧閘極 120,220‧‧‧ gate
130,230‧‧‧絕緣層 130,230‧‧‧Insulation
140,240‧‧‧半導體層 140,240‧‧‧ semiconductor layer
151,251‧‧‧源極 151,251‧‧‧ source
152,252‧‧‧汲極 152,252‧‧‧汲polar
圖1係本技術方案第一實施例薄膜電晶體的製備方法流程圖。 1 is a flow chart of a method for preparing a thin film transistor according to a first embodiment of the present technical solution.
圖2係本技術方案第一實施例薄膜電晶體的製備工藝流程圖。 2 is a flow chart showing a process for preparing a thin film transistor of the first embodiment of the present technical solution.
圖3係本技術方案第一實施例奈米碳管層的掃描電鏡照片。 Fig. 3 is a scanning electron micrograph of a carbon nanotube layer of the first embodiment of the present technical solution.
圖4係本技術方案第二實施例薄膜電晶體的製備方法流程圖。 4 is a flow chart of a method for preparing a thin film transistor according to a second embodiment of the present technical solution.
圖5係本技術方案第二實施例薄膜電晶體的製備工藝流程圖。 FIG. 5 is a flow chart showing the preparation process of the thin film transistor of the second embodiment of the present technical solution.
圖6係本技術方案第三實施例薄膜電晶體的製備方法流程圖。 6 is a flow chart of a method for preparing a thin film transistor according to a third embodiment of the present technical solution.
Claims (13)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW97121125A TWI388013B (en) | 2008-06-06 | 2008-06-06 | Method for making thin film transistor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW97121125A TWI388013B (en) | 2008-06-06 | 2008-06-06 | Method for making thin film transistor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200952086A TW200952086A (en) | 2009-12-16 |
| TWI388013B true TWI388013B (en) | 2013-03-01 |
Family
ID=44871941
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW97121125A TWI388013B (en) | 2008-06-06 | 2008-06-06 | Method for making thin film transistor |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI388013B (en) |
-
2008
- 2008-06-06 TW TW97121125A patent/TWI388013B/en active
Also Published As
| Publication number | Publication date |
|---|---|
| TW200952086A (en) | 2009-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101587839B (en) | Method for producing thin film transistors | |
| CN101582382B (en) | Preparation method of thin film transistor | |
| JP5139368B2 (en) | Thin film transistor manufacturing method | |
| CN101593699B (en) | Fabrication method of thin film transistor | |
| TWI467752B (en) | Pressure regulating thin film transistor and its application | |
| TWI503272B (en) | Preparation of semiconducting single-walled carbon nanotube | |
| TWI544645B (en) | Thin film transistor and preparation method thereof | |
| US20140205763A1 (en) | Growth of graphene films and graphene patterns | |
| TWI477440B (en) | Method for preparing semiconducting single-walled carbon nanotube | |
| US8309992B2 (en) | Switching element including carbon nanotubes and method for manufacturing the same | |
| Lim et al. | A strategy for forming robust adhesion with the substrate in a carbon-nanotube field-emission array | |
| CN101290857A (en) | Field emission cathode and its preparation method | |
| CN108807672A (en) | Organic Thin Film Transistors and preparation method thereof | |
| CN101582445B (en) | Thin film transistor | |
| TWI358092B (en) | Method for making thin film transistor | |
| TWI388013B (en) | Method for making thin film transistor | |
| CN105448674A (en) | N-type semiconductor layer preparation method and N-type film transistor preparation method | |
| TWI476837B (en) | Method for making thin film transistor | |
| TWI846022B (en) | Field effect transistor and method of making the same | |
| TWI625877B (en) | Apparatus and method for forming organic thin film transistor | |
| TW200950092A (en) | Method for making thin film transistor | |
| TW202224024A (en) | Field effect transistor and method for making the smae |