[go: up one dir, main page]

TWI364053B - - Google Patents

Download PDF

Info

Publication number
TWI364053B
TWI364053B TW96106455A TW96106455A TWI364053B TW I364053 B TWI364053 B TW I364053B TW 96106455 A TW96106455 A TW 96106455A TW 96106455 A TW96106455 A TW 96106455A TW I364053 B TWI364053 B TW I364053B
Authority
TW
Taiwan
Prior art keywords
film
sample
temperature
plasma
processing chamber
Prior art date
Application number
TW96106455A
Other languages
Chinese (zh)
Other versions
TW200836232A (en
Inventor
Susumu Tauchi
Akitaka Makino
Seiichi Watanabe
Naoki Yasui
Original Assignee
Hitachi High Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi High Tech Corp filed Critical Hitachi High Tech Corp
Priority to TW96106455A priority Critical patent/TW200836232A/en
Publication of TW200836232A publication Critical patent/TW200836232A/en
Application granted granted Critical
Publication of TWI364053B publication Critical patent/TWI364053B/zh

Links

Landscapes

  • Drying Of Semiconductors (AREA)
  • Plasma Technology (AREA)

Description

1364053 九、發明說明 . 【發明所屬之技術領域】 本發明係有關使用電漿來加工半導體晶圓212,而形 成半^導體裝置之配線構造的電漿處理裝置,或電漿處理方 $ ;尤其有關在做爲低壓之真空容器內之試料台上所放置 之半導體晶圓212表面,用以形成配線構造之複數層的膜 ’亦即蝕刻處理出具有用以絕緣上下層之膜之膜構造的電 φ 漿處理裝置或處理方法。 • 【先前技術】 _ 近年來,半導體積體電路裝置係大幅進展高度積體化 > MOS ( Metal Oxide Semiconductor)型半導體裝置更謀 求電晶體等元件之細微化、高性能化。尤其有關構成 MOS構造之一個要素,亦即閘極絕緣膜,其要對應上述 電晶體之細微化、高速動作及低電壓化的薄膜化係急速進 展。 做爲構成閘極絕緣膜之材料,一直以來係使用矽氧化 膜(Si02膜)。另一方面,隨著閘極電極之細微化而推進 閘極絕緣膜之薄膜化時,載子(電子及電洞)直接穿隧閘 極絕緣膜而產生的穿隧電流,亦即閘極洩漏電流會增加。 例如1 3 Onm節距之裝置所要求的閘極絕緣膜膜厚,就 Si 〇2膜係2nm左右,但這範圍是穿隧電流開始流動的範 圍。從而在使用Si02膜做爲閘極絕緣膜時,將無法抑制 閘極洩漏電流而導致消耗電力增加。 -5- 1364053 因此,進行有取代5丨02膜,使用介電率 來做爲閘極絕緣膜的硏究。做爲高介電率之絕 稱爲High-k膜或Hi-k膜),先前檢討有TiO 膜及A1205膜,但是最近Hf02膜、1^八10*膜:3 等在矽上之安定性較優良而受到矚目。 要處理此種High-k膜之處理條件,係例 本特開2005-45 1 26號公報(專利文件1)。 ,係揭示將形成於矽基板上之阻劑圖案、反射 (多晶矽)膜、High-k膜、絕緣膜(Si 02膜 的膜構造,使用含BC13及Ar之氣體來蝕刻時 分及電漿密度做爲特定範圍,來抑制閘極用矽 ,而提高形狀精確度者。 [專利文件1]日本特開2005-45 126號公報 【發明內容】 發明所欲解決之課題 然而上述先前技術中,進行含High-k之 刻處理,雖揭示有提高形狀控制性的條件,但 行處理而提高重現性的條件則沒有充分考慮。 於真空容器內之處理室內之台上所放置的半導 等基板狀試料施加處理時,對於處理室內壓力 成試料台、處理室內壁之構件的溫度條件,其 詳。 亦即用以形成上述配線構造之多層膜 更高之材料 緣膜(以下 2 膜、Ta2 〇 5 乏HfSiOx膜 如揭示於曰 此先前技術 防止膜、矽 )等所構成 ,將氣體成 膜之邊蝕刻 多層膜的蝕 是就安定進 例如對配置 體晶圓2 1 2 ,試料或構 考慮不甚周 ’例如使用 -6- 1364053 ' High-k及金屬閘極膜的膜構造,其處理時的溫度條件較 . 嚴苛’若不精確實施此等而進行處理,則蝕刻率或形狀精 確度會降低,損及處理效率或生產率。這是因爲此種膜材 料之反應性,比先前用以實現閘極構造之膜亦即矽膜(多 晶矽膜)要小,若要提高此反應性而提升處理速度,則必 須提高處理中試料表面的溫度。 另一方面,若將試料表面做爲高溫來進行處理,則在 φ 成爲上述配線構造之膜上方,做爲遮罩之光阻劑膜會有軟 化或變形等劣化發生,降低做爲遮罩之功能,而有無法以 ' 高精確度實現形狀的問題。更且爲了提高處理速度而提高 ' 溫度’同時爲了提升形狀控制性,而增加對試料台內之電 .極供給用以形成偏壓電位的高頻電力,則會加大對處理中 之膜構造的電荷損傷,或是加大上方遮罩之蝕刻的問題。 更且’做爲包含高熔點金屬材料所構成之膜的膜構造 ’來進行處理時,所產生之包含此等材料之化合物的反應 φ 產生物’在處理試溫度比試料表面溫度更低的情況下,會 再次附著於構成處理室內壁之構件而堆積。此堆積後之產 生物’會因爲溫度變化或電漿之交互作用而剝落,並有附 著於試料表面成爲異物之虞,故必須抑制產生物的附著。 亦即必須將處理室內壁之溫度提高到試料台的溫度以上, 但是如上述般爲了提高效率而在高溫下進行處理時,就必 須有使處理室內壁更爲高溫的構造,讓處理裝置構造更加 複雜’而提高製造成本。又,當真空容器之外表面超過 5 0 °C時,就必須有安全用設備,必須設置必要的隔熱材等 1364053 而要有多餘的設備,也要有設置空間,造成增加設置成本 的問題。 本發明之目的,係提供一種可高精確度、高效率蝕刻 出構成閘極構造之多層膜構造的電漿處理裝置,或電漿處 理方法。或是提供低成本且簡單之構造的電漿處理裝置。 用以解決課題之手段1364053 IX. The present invention relates to a plasma processing apparatus for processing a semiconductor wafer 212 using plasma to form a wiring structure of a semiconductor device, or a plasma processing unit; Regarding the surface of the semiconductor wafer 212 placed on the sample stage in the vacuum vessel as a low pressure, the film for forming a plurality of layers of the wiring structure is etched to form a film structure having a film for insulating the upper and lower layers. Electric φ slurry processing device or processing method. • [Prior Art] _ In recent years, the semiconductor integrated circuit device has been highly developed. > MOS (Metal Oxide Semiconductor) type semiconductor devices are more demanding for the miniaturization and high performance of components such as transistors. In particular, the gate insulating film, which is one element of the MOS structure, is rapidly progressing in accordance with the miniaturization, high-speed operation, and low-voltage thinning of the above-mentioned transistor. As a material constituting the gate insulating film, a tantalum oxide film (SiO 2 film) has been conventionally used. On the other hand, as the gate electrode is thinned by the miniaturization of the gate electrode, the tunneling current generated by the carrier (electrons and holes) directly passing through the gate insulating film, that is, the gate leakage The current will increase. For example, the thickness of the gate insulating film required for a device of 1 3 Onm pitch is about 2 nm for the Si 〇 2 film, but this range is the range in which the tunneling current starts to flow. Therefore, when the SiO 2 film is used as the gate insulating film, the gate leakage current cannot be suppressed and the power consumption is increased. -5- 1364053 Therefore, a substituted 5丨02 film was used, and a dielectric constant was used as a gate insulating film. As a high dielectric constant, it is called High-k film or Hi-k film. Previously, there were TiO film and A1205 film, but recently Hf02 film, 1^810* film: 3, etc. It is better and attracts attention. To deal with the processing conditions of such a High-k film, Japanese Patent Laid-Open Publication No. 2005-45 1-26 (Patent Document 1). Reveals a resist pattern, a reflective (polysilicon) film, a high-k film, and an insulating film (the film structure of the Si 02 film) formed on a germanium substrate, and etches time and plasma density using a gas containing BC13 and Ar. In the above-mentioned prior art, the above-mentioned prior art is carried out, and the object of the present invention is to be solved by the prior art. [Patent Document 1] JP-A-2005-45 126. Although the treatment with High-k has revealed conditions for improving the shape controllability, the conditions for improving the reproducibility are not fully considered. The semiconductor substrate placed on the stage in the processing chamber in the vacuum vessel In the case of the sample application treatment, the temperature conditions of the components in the processing chamber to be the sample stage and the inside of the processing chamber are detailed. That is, the material film for forming the multilayer structure of the above wiring structure is higher (the following two films, Ta2 〇) 5 The HfSiOx film is as disclosed in the prior art to prevent the film, the ruthenium, etc., and the etching of the multilayer film by the gas film formation is stabilized into, for example, the alignment wafer 2 1 2 , the sample or Considering the film structure of the high-k and metal gate film, for example, using -6-1364053 'high-k and metal gate film, the temperature conditions during processing are more severe. If the process is not performed accurately, the etch rate or The accuracy of the shape is reduced, which impairs the processing efficiency or productivity. This is because the reactivity of the film material is smaller than that of the film used to realize the gate structure, that is, the ruthenium film (polycrystalline ruthenium film). When the processing speed is increased, the temperature of the surface of the sample to be processed must be increased. On the other hand, if the surface of the sample is treated as a high temperature, the photoresist is used as a mask above the film having the wiring structure of φ. The film may be deteriorated such as softening or deformation, and the function as a mask is lowered, and there is a problem that the shape cannot be realized with high precision. Moreover, in order to increase the processing speed, the 'temperature' is improved and the shape control property is improved. Increasing the supply of high-frequency power to the bias potential of the electrode in the sample stage increases the charge damage to the film structure being processed, or increases the etching of the upper mask. Further, when the treatment is carried out as a film structure comprising a film composed of a high-melting-point metal material, the reaction φ product produced by the compound containing the materials is produced at a temperature lower than the surface temperature of the sample. Then, it will adhere to the components constituting the inner wall of the processing chamber and accumulate. The resulting product will be peeled off due to temperature changes or interaction of plasma, and there is a tendency to adhere to the surface of the sample to become a foreign matter, so it is necessary to suppress the generation. The attachment of the object, that is, the temperature of the inner wall of the treatment chamber must be raised to the temperature of the sample stage. However, when the treatment is performed at a high temperature in order to improve the efficiency as described above, it is necessary to have a structure for making the inner wall of the treatment chamber higher. Processing device construction is more complicated' and increases manufacturing costs. In addition, when the surface of the vacuum vessel exceeds 50 °C, it is necessary to have safety equipment. It is necessary to install the necessary heat-insulating materials, etc. 1364053, and there must be redundant equipment, and there is also a space for installation, which causes an increase in installation cost. . SUMMARY OF THE INVENTION An object of the present invention is to provide a plasma processing apparatus or a plasma processing method which can etch a multilayer film structure constituting a gate structure with high precision and high efficiency. Or a plasma processing device that provides a low cost and simple construction. Means to solve the problem

上述目的,係以(申請專利範圍)來達成。 【實施方式】 以下使用圖示說明本發明之實施例。 實施例1 使用第1圖說明本發明之處理室。第1圖,係表示本 發明之電漿處理裝置中實施例之構造槪略的剖面圖。The above object is achieved by (the scope of patent application). [Embodiment] Hereinafter, embodiments of the present invention will be described using the drawings. Embodiment 1 A processing chamber of the present invention will be described using Fig. 1 . Fig. 1 is a cross-sectional view showing the structure of an embodiment of the plasma processing apparatus of the present invention.

本圖中,電漿處理裝置100係具備真空容器101,和 配置於此上部之電磁波供給手段,和配置於真空容器101 下部的真空排氣手段107。更且,真空容器101在內部有 略圓筒形狀的空間,其內側配置有處理做爲處理對象之試 料的處理室;而平面爲矩形形狀之側壁部,則連接於將試 料搬運到減壓後之內部空間的真空搬運容器1〇4。 真空容器101內之處理室,係連接於配置在真空搬運 容器104內部的搬運室;藉由後述之開關手段,在處理中 或處理後開放、關閉。亦即藉由配置在此等之間來開關的 -8 - 1364053 大氣閘閥111,使其間連通或切斷。在此閘閥111放之狀 態下,連通搬運室內部之空間與處理室內部之空間,兩者 的壓力會大略相同。在閘閥111開放時,試料亦即晶圓會 從搬運室內部被搬運到配置於處理室內部的試料台112上 來放置。 配置於真空容器101上方之電磁波供給手段,係具備 產生特定頻率之電波來對處理室內供給電場的手段,和由 φ 螺線管線圈103等所構成而產生磁場並供給磁場的手段。 本實施例之電場供給手段,係有配置在構成真空慶101之 天花板面之構件上方的波導管113,及配置於此波導管 ' 113前端之電漿激發用的磁控管114;以磁控管114產生 微波而經由波導管113導向處理室內。更且波導管113之 下方終端部,亦即處理室之天花板構件,具有將被傳播之 微波傳導到下方處理室內側,而由石英等介電質所構成的 平板.115;和配置於此石英平板正下方,將被供給之處理 Φ 用處理氣體分散到處理室內側,而形成有導入用之複數孔 的噴氣板1 1 6。 噴氣板116之下方,亦即形成於試料台112上方之空 間’係成爲放電室117,其對被供給之處理氣體,藉由透 過石英平板115導入之電波和磁場產生部所供給的磁場, 進行相互作用而形成電漿。更且石英平板115與噴氣板 1 1 6之間形成有隔著微小空隙的空間,先對此空間供給要 對放電室117供給的處理氣體,使其貫通噴氣板116,連 通此空間與放電室117,透過流通處理氣體之上述孔,而 -9 - 1364053 流入放電室117。上述空間,係成爲使處理氣體自複數孔 分散來流入放電室117而設置的緩衝室118。此處理氣體 ,係經由處理氣體管線119及處理氣體切斷閥120,從調 節氣體等流體對處理室之供給的控制器121來供給。 如此一來,會從複數孔分散處理氣體而導入放電室 117,同時此等孔主要配置在面對於在試料台112上放置 試料的位置,隨著可將氣體更平均分散之緩衝室118的動 作,可謀求電漿密度更爲平均。石英平板115及噴氣板 1 16之外周側,係配置有下部環122,此下部環122內部 設置有氣體通路,其連通於使處理氣體流通到緩衝室118 的氣體管線1 19。 更且,噴氣板116之下方,接觸下部環122與噴氣板 116之下面而配置的真空容器內側,配置有面對電漿而形 成放電室1 1 7之放電室外側壁構件1 23、內側壁構件1 24 。另外本實施例中,內側壁構件1 2 4、外側壁構件1 2 3分 別具有略圓筒形狀而構成爲幾乎同心。外側壁構件1 2 3之 外周面,纏繞配置有加熱器1 34,藉由調節外側壁構件 123之溫度,來調節接觸於此者之內側壁構件124的溫度 〇 此外側壁構件1 2 3之外周側,配置有接觸其下面的放 電室基底板125»在此放電室基底板125之下面,連接於 配置在其下方的真空室部。另外內側壁構件124對於在放 電室U7內部達到電漿電極任務的試料台112,也有接地 電極之作用,爲了使電漿電位安定而有必要的面積。爲了 此做爲接地電極之作用,在接觸連接之外側壁構件1 2 3或 -10- 1364053 蓋構件1 22之間,必須充分確保熱傳導和導電性。 本實施例中’係調節構成真空室之壁表面的溫度,來 調節其表面與電漿、電漿所包含之粒子、氣體、反應產生 物的相互作用。該溫度係確保比試料台的溫度更高溫。藉 由如此適當調節電漿與面對其之真空室壁面的相互作用, 可以將電漿密度或成分等電漿特性做爲期望狀態。 又,放電室基底板125下方,配置有構成真空容器之 φ 下部的下部容器壁15;和由下方連接此者,構成真空容 器底面的底部容器壁16;和內側下部處理室128;及配置 於其內部,使其上面接觸連結於放電室基底板125之下面 的內側處理室1 26 ;和連接於此內側處理室1 26下部,在 處理室內之空間內支撐試料台112的複數樑,亦即電極基 座127 ;以此等來形成處理室。 底部容器壁16之下部,配置有用以進行真空容器內 之排氣調節的真空排氣裝置107。本實施例之真空排氣裝 φ 置107 ’係配置有:配置於內側下部處理室128及底部容 器壁16的中央部,在排出處理室內氣體之開口下方,藉 由配置在連通於此之通路內而旋轉的複數板狀蓋板(flap )’調節開口之剖面積,來調節流量速度的流量調整閥 129;和連通於通路出口,由處理室內氣體之排氣用之渦 輪分子泵等主泵130所構成的排氣管線;和配置於處理室 內’進行開口下方之切斷的板狀閥板131。 連接於處理室之配管132,係配置有處理室之壓力調 整用的壓力計133。上述排氣用主泵130與壓力計133, -11 - 1364053 係選定具有達成0.1 Pa以下所需之功能者。 第2圖表示試料台112周邊的細節。第2圖,係放大 表示第1圖所示之實施例中試料台周邊之構造槪略的縱剖 面圖。配置於試料台112內部而由導電性構件所構成之下 部電極211內部,配置有冷媒循環用的溝213,其目的爲 以形成逾放電試117內之電漿來處理處理對象亦即半導體 晶圓212時,進行溫度調節。冷媒用之溝213係經由連接 用之可撓性管218來連接於溫度調整用的循環調溫器217 。循環調溫器217係內裝有由溫度調整用之熱交換器與冷 凍機所構成的溫度調節部219,和循環泵220。 試料台112上面設置有靜電吸附用的介電質膜214, 使用連接於下部電極211之靜電吸附直流電源215,將半 導體晶圓212吸附於下部電極211,進行溫度調節。又爲 了進行半導體晶圓212表面之被蝕刻材的反應控制,高頻 電源2 1 6係平行連接於直流電源2 1 5。爲了進行半導體晶 圓212以外之下部電極211表面的保護,係在上側面設置 蓋 221。 在減壓後之真空搬運容器104內的搬運室內,由搬運 室內之機械手臂所搬運之處理對象的試料,亦即半導體晶 圓212,係被交接到以真空排氣裝置107之動作來減壓爲 與搬運室內相等之處理室內的試料台112上,加以放置。 被放置之半導體晶圓212,係被放置於介電質膜2M上, 藉由從靜電吸附直流電源215被供給有電力之介電質膜 214內的電極,來被吸附保持於介電質膜214上面。 -12- 1364053 • 在此狀態下被導入放電室117內之處理氣體,在透過 石英平板115及噴氣板116之微波所造成的電場,與螺線 管線圈103所供給之電場起相互作用,會激發處理氣體而 在放電室117內產生電漿。使用此電漿來處理試料台112 上的半導體晶圓212。又,在處理中係對配置於試料台 112內而由導電性構件所製造的下部電極211,供給來自 高頻電源216之特定頻率的高頻電力,在半導體晶圓212 φ 表面形成期望之偏壓電位,促進處理而實現期望之加工形狀 ,來將電漿中的帶電粒子引誘到半導體晶圓212表面。 ' 在處理中,係以上述加熱器1 3 4將放電室1 1 7之內側 壁構件124維持在特定溫度。又,即使在處理中,真空排 . 氣裝置107也會動作,將被供給之處理氣體、電漿,與隨 著處理所產生之產生物一起排出處理室外,而將處理室內 部維持在特定的壓力値。 第3圖,係以本發明之電漿處理爲對象,表示用於半 Φ 導體裝置之配線構造的膜構造。第3圖(a)係表示形成 於處理對象亦即半導體晶圓212表面,加工前之膜構造狀 態的示意圖。本圖中,上述膜構造係將矽基板311做爲下 方之基底,其上方依序配置Hi gh-k膜3 12、做爲半導體 裝置之閘極的閘極膜313,更在其上方具有做爲遮罩之構 圖加工後的氧化膜3 1 4。在此閘極膜3 1 3係由鈦(Ti)、鎳 (Ni)、鉬(Mo)、釕(Ru)、铪(Hf)、鉬(Ta)、鎢(W)、銶(Re) 、銥(Ir)、鉑(Pt)、鑭(La)、銪(Eu)、鏡(Yb)等高熔點金屬 材料所構成的單體或複合膜來構成。 -13- 1364053 更且,可在此等之上方,配置在氧化膜313加工時做 爲遮罩之樹脂等有機系材料所構成的光阻劑315。第4圖 ,係表示做爲遮罩而被構圖加工之膜315的材質,爲阻劑 遮罩的情況。 此種膜構造,係將光阻劑3 1 5做爲遮罩來蝕刻加工氧 化膜214之後,將此氧化膜314之蝕刻後的形狀做爲遮罩 ,而更進一步將配置於下方之閘極膜313及Hi gh-k膜 3 1 2加以蝕刻加工。加工後之形狀,分別表示於第3圖及 第4圖的(b )。 第5圖,係針對第1圖所示之實施例之電漿處理裝置 ,在處理第3圖或第4圖所示之膜構造之條件下,表示處 理溫度變化對於處理室內壓力變化之效果的圖表》本圖係 表示(1 )閘極材料爲钽(Ta )時以溴化氫(HBr)氣體 進行反應的情況,(2 )閘極材料爲給(H f)時以氯(C12 )氣體進行反應的情況,(3 )閘極材料爲飴時以溴化氫 氣體進行反應的情況,(4)閘極材料爲碳化钽(TaC) 時以溴化氫氣體進行反應的情況。 如本圖所示,(1)〜(4)之任一個於處理室內壓力 爲O.lPa以下的情況下,構成膜之材料會揮發,而試料溫 度急遽變化。亦即試料表面可以使產生物以一定比例揮發 的下限溫度,在O.lPa以下,尤其在〇.〇6Pa以下之壓力 會急遽降低。尤其在(1) 、 (2) 、(4)之情況下,會 急遽變化爲60°C以下。 半導體晶圓2 1 2之溫度’亦即下部電極之溫度若超過 -14- 1364053 6 〇 °C,則下部電極基材211爲鋁,而介電質膜214爲二氧 化鋁時,相對於鋁之線膨脹係數爲2·3χ1(Γ5 ( 1TC ),二 氧化鋁之線膨脹係數爲7.1 χ1 (Γ6 ( 1厂C );電極溫度在65 °C而溫度差在45°C時,會產生大約〇.2mm的尺寸差別。 若依此求出作用力則爲lxl05g/mm2,超過允許作用力5x 104g/mm2而會損毀,故因爲機構上之理由,60°C以上之 使用必須有材質變更等構造變更,但是因爲線膨脹係數較 φ 低之材料其熱反應性也會惡化,故會產生由電漿加熱造成 的溫度上升。 又,在60 °C以上處理試料表面的情況下,阻劑遮罩 之劣化會變大,而以此做爲遮罩之下方膜的處理形狀,其 加工精確度會降低。尤其碳化氫系材料所構成之光阻劑的 情況下。其變形或軟化會變大,同時若爲了做爲較高溫度 而提高供給到試料台之電極的偏壓電力,則阻劑與下方之 膜的選擇比會降低,使邊緣鈾刻變大而降低加工的精確度。In the figure, the plasma processing apparatus 100 includes a vacuum container 101, an electromagnetic wave supply means disposed at the upper portion, and a vacuum exhaust means 107 disposed at a lower portion of the vacuum container 101. Further, the vacuum container 101 has a space having a substantially cylindrical shape inside, and a processing chamber for processing a sample to be processed is disposed inside, and a side wall portion having a rectangular shape is connected to the sample after being carried to a reduced pressure. The vacuum carrying container 1〇4 of the internal space. The processing chamber in the vacuum chamber 101 is connected to a transfer chamber disposed inside the vacuum transfer container 104, and is opened and closed during or after the treatment by a switching means to be described later. That is, the -8 - 1364053 atmospheric gate valve 111 which is opened and closed between these is connected or disconnected. When the gate valve 111 is placed, the pressure between the space inside the chamber and the space inside the processing chamber is substantially the same. When the gate valve 111 is opened, the sample, i.e., the wafer, is transported from the inside of the transfer chamber to the sample stage 112 disposed inside the processing chamber. The electromagnetic wave supply means disposed above the vacuum container 101 is provided with a means for generating an electric field in the processing chamber by generating a radio wave of a specific frequency, and a means for generating a magnetic field by the φ solenoid coil 103 or the like to supply a magnetic field. The electric field supply means of the present embodiment is a waveguide 113 disposed above a member constituting a ceiling surface of the vacuum chamber 101, and a magnetron 114 for plasma excitation disposed at the tip end of the waveguide '113; Tube 114 produces microwaves that are directed through the waveguide 113 into the processing chamber. Further, the lower end portion of the waveguide 113, that is, the ceiling member of the processing chamber, has a flat plate 115 which is configured to conduct the propagated microwave to the lower processing chamber side and is made of a dielectric such as quartz; and is disposed in the quartz Immediately below the flat plate, the process Φ to be supplied is dispersed in the processing chamber by the processing gas, and the air jet plate 1 16 having the plurality of holes for introduction is formed. The space below the air ejecting plate 116, that is, the space formed above the sample stage 112 is a discharge chamber 117, and the supplied processing gas is supplied by the radio wave transmitted through the quartz flat plate 115 and the magnetic field supplied from the magnetic field generating unit. Interact to form a plasma. Further, a space between the quartz plate 115 and the air plate 1 16 is formed with a small gap therebetween, and the processing gas to be supplied to the discharge chamber 117 is first supplied to the space to pass through the air plate 116 to communicate the space and the discharge chamber. 117, through the above-mentioned holes of the processing gas, and -9 - 1364053 flows into the discharge chamber 117. The space is a buffer chamber 118 provided by dispersing the processing gas from the plurality of holes and flowing into the discharge chamber 117. This processing gas is supplied from the controller 121 for supplying the fluid to the processing chamber via the processing gas line 119 and the processing gas shutoff valve 120. As a result, the processing gas is dispersed from the plurality of holes and introduced into the discharge cells 117. At the same time, the holes are mainly disposed at the position where the sample is placed on the sample stage 112, and the movement of the buffer chamber 118 which can more uniformly disperse the gas is performed. It is possible to find a more uniform plasma density. On the outer peripheral side of the quartz flat plate 115 and the air ejecting plate 1, a lower ring 122 is disposed, and the lower ring 122 is internally provided with a gas passage that communicates with a gas line 194 that allows the processing gas to flow to the buffer chamber 118. Further, below the air ejecting plate 116, inside the vacuum container disposed to contact the lower ring 122 and the lower surface of the air ejecting plate 116, a discharge outdoor side wall member 1 23 and an inner side wall member which face the plasma to form the discharge chamber 1 17 are disposed. 1 24 . Further, in the present embodiment, the inner side wall member 1 24 and the outer side wall member 1 2 3 have a substantially cylindrical shape and are formed to be almost concentric. The outer peripheral member 1 2 3 outer peripheral surface is wound with a heater 134 disposed to adjust the temperature of the inner side wall member 124 by adjusting the temperature of the outer side wall member 123. Further, the outer side wall member 1 2 3 is peripherally On the side, a discharge chamber base plate 125 is disposed underneath the discharge chamber base plate 125, and is connected to a vacuum chamber portion disposed therebelow. Further, the inner wall member 124 also functions as a ground electrode for the sample stage 112 which reaches the plasma electrode task inside the discharge chamber U7, and has a necessary area for the plasma potential to be stabilized. In order to function as a grounding electrode, heat conduction and electrical conductivity must be sufficiently ensured between the side wall members 1 2 3 or -10- 1364053 cover member 1 22 outside the contact connection. In the present embodiment, the temperature of the wall surface constituting the vacuum chamber is adjusted to adjust the interaction between the surface thereof and the particles, gases, and reaction products contained in the plasma and plasma. This temperature ensures a higher temperature than the temperature of the sample stage. By appropriately adjusting the interaction of the plasma with the wall surface of the vacuum chamber facing it, the plasma characteristics such as plasma density or composition can be made into a desired state. Further, below the discharge cell base plate 125, a lower container wall 15 constituting a lower portion of the φ of the vacuum container; and a bottom container wall 16 which is connected to the lower surface of the vacuum container; and an inner lower processing chamber 128; The inside thereof is in contact with the inner processing chamber 126 connected to the lower surface of the discharge chamber base plate 125; and the plurality of beams connected to the lower portion of the inner processing chamber 126 to support the sample stage 112 in the space in the processing chamber, that is, Electrode base 127; this is used to form a processing chamber. Below the bottom container wall 16, a vacuum venting means 107 for venting the inside of the vacuum vessel is provided. The vacuum exhaust device φ 107' of the present embodiment is disposed at a central portion of the inner lower processing chamber 128 and the bottom container wall 16, and is disposed below the opening of the gas in the discharge processing chamber. a plurality of plate-shaped flaps (flap) that rotate inside to adjust the cross-sectional area of the opening to adjust the flow rate of the flow rate adjusting valve 129; and a main pump such as a turbo molecular pump that is connected to the passage outlet and is used for exhausting the gas in the processing chamber An exhaust line formed by 130; and a plate-shaped valve plate 131 disposed in the processing chamber to cut off below the opening. The pipe 132 connected to the processing chamber is provided with a pressure gauge 133 for pressure adjustment of the processing chamber. The exhaust main pump 130 and the pressure gauges 133, -11 - 1364053 are selected to have a function required to achieve 0.1 Pa or less. Fig. 2 shows details of the periphery of the sample stage 112. Fig. 2 is an enlarged longitudinal sectional view showing the structure of the periphery of the sample stage in the embodiment shown in Fig. 1. The inside of the lower electrode 211, which is disposed inside the sample stage 112 and composed of a conductive member, is provided with a groove 213 for circulating a refrigerant, and the purpose is to form a semiconductor wafer to be processed by forming a plasma in the discharge test 117. At 212 o'clock, temperature adjustment is performed. The refrigerant groove 213 is connected to the temperature adjustment temper 217 via a flexible tube 218 for connection. The temperature regulator 217 is provided with a temperature adjustment unit 219 composed of a heat exchanger for temperature adjustment and a refrigerator, and a circulation pump 220. A dielectric film 214 for electrostatic adsorption is provided on the sample stage 112, and the semiconductor wafer 212 is adsorbed to the lower electrode 211 by the electrostatic adsorption DC power supply 215 connected to the lower electrode 211 to perform temperature adjustment. Further, in order to control the reaction of the material to be etched on the surface of the semiconductor wafer 212, the high-frequency power source 2 16 is connected in parallel to the DC power source 2 15 . In order to protect the surface of the lower electrode 211 other than the semiconductor wafer 212, a cover 221 is provided on the upper side. In the transfer chamber in the vacuum transfer container 104 after the pressure reduction, the sample to be processed, which is transported by the robot arm in the transfer chamber, that is, the semiconductor wafer 212 is transferred to the vacuum exhaust device 107 to be decompressed. It is placed on the sample stage 112 in the processing chamber equal to the transfer chamber. The placed semiconductor wafer 212 is placed on the dielectric film 2M and is adsorbed and held on the dielectric film by electrodes supplied from the electrostatic adsorption DC power source 215 to the dielectric film 214 of the power source. 214 above. -12- 1364053 • The electric field generated by the processing gas introduced into the discharge chamber 117 in this state interacts with the microwave supplied through the quartz plate 115 and the air ejecting plate 116, and interacts with the electric field supplied from the solenoid coil 103. The processing gas is excited to generate plasma in the discharge chamber 117. This plasma is used to process the semiconductor wafer 212 on the sample stage 112. Further, during the processing, the lower electrode 211 which is disposed in the sample stage 112 and is made of the conductive member is supplied with high-frequency power of a specific frequency from the high-frequency power source 216, and a desired bias is formed on the surface of the semiconductor wafer 212 φ. The piezoelectric position promotes processing to achieve the desired processed shape to attract charged particles in the plasma to the surface of the semiconductor wafer 212. In the process, the inner wall member 124 of the discharge chamber 1 17 is maintained at a specific temperature by the heater 134 described above. Further, even during the process, the vacuum exhaust gas device 107 operates, and the supplied processing gas and plasma are discharged to the outside of the processing chamber together with the generated product generated by the treatment, thereby maintaining the inside of the processing chamber at a specific level. The pressure is rampant. Fig. 3 is a view showing a film structure for a wiring structure of a semi-Φ conductor device for the plasma treatment of the present invention. Fig. 3(a) is a schematic view showing the state of the film structure before processing, which is formed on the surface of the semiconductor wafer 212 which is a processing target. In the figure, the film structure is such that the ruthenium substrate 311 is a lower substrate, and a Hi gh-k film 312 is disposed above the gate film 313 as a gate of the semiconductor device, and is further provided thereon. The oxide film 3 1 4 after the patterning of the mask. The gate film 3 1 3 is made of titanium (Ti), nickel (Ni), molybdenum (Mo), ruthenium (Ru), hafnium (Hf), molybdenum (Ta), tungsten (W), antimony (Re), A monomer or a composite film composed of a high melting point metal material such as iridium (Ir), platinum (Pt), lanthanum (La), lanthanum (Eu), or mirror (Yb). Further, above these, a photoresist 315 composed of an organic material such as a resin which is masked during the processing of the oxide film 313 can be disposed. Fig. 4 is a view showing the material of the film 315 which is patterned as a mask and which is a resist mask. In the film structure, after the photoresist film 214 is etched by using the photoresist 3 1 5 as a mask, the etched shape of the oxide film 314 is used as a mask, and the gate is disposed further below. The film 313 and the Hi gh-k film 3 1 2 are etched. The shapes after processing are shown in Fig. 3 and Fig. 4(b), respectively. Fig. 5 is a view showing the effect of the treatment temperature change on the pressure change in the treatment chamber under the condition of processing the membrane structure shown in Fig. 3 or Fig. 4 for the plasma processing apparatus of the embodiment shown in Fig. 1. Chart "This diagram shows the case where (1) the gate material is ruthenium (Ta) when reacted with hydrogen bromide (HBr) gas, and (2) the gate material is chlorine (C12) gas when (H f) In the case where the reaction is carried out, (3) the case where the gate material is ruthenium is reacted with hydrogen bromide gas, and (4) the case where the gate material is tantalum carbide (TaC) is reacted with hydrogen bromide gas. As shown in the figure, when any one of (1) to (4) is less than 0.1 Pa in the treatment chamber, the material constituting the film volatilizes and the temperature of the sample changes rapidly. That is, the lower limit temperature at which the surface of the sample can volatilize at a certain ratio is below O.lPa, especially at a pressure below 〇6Pa. Especially in the case of (1), (2), and (4), it will change rapidly to 60 °C or less. The temperature of the semiconductor wafer 2 1 2, that is, if the temperature of the lower electrode exceeds -14 - 1364053 6 ° C, the lower electrode substrate 211 is aluminum, and the dielectric film 214 is alumina, relative to aluminum. The coefficient of linear expansion is 2·3χ1 (Γ5 (1TC), and the coefficient of linear expansion of alumina is 7.1 χ1 (Γ6 (1 plant C); when the electrode temperature is 65 °C and the temperature difference is 45 °C, it will produce approximately 〇.2mm difference in size. If the force is determined to be lxl05g/mm2, it will be damaged if the allowable force exceeds 5x 104g/mm2. Therefore, for structural reasons, the use of materials above 60°C must be changed. The structure is changed, but the thermal reactivity of the material with a lower coefficient of linear expansion than φ is also deteriorated, so that the temperature rise due to plasma heating occurs. Further, when the surface of the sample is treated at 60 ° C or higher, the resist is covered. The deterioration of the cover will become large, and as the processing shape of the film under the mask, the processing accuracy will be lowered. Especially in the case of a photoresist composed of a hydrocarbon-based material, the deformation or softening thereof becomes large. At the same time, if it is supplied to the sample stage for higher temperature Electrode bias power is selected with the lower resist film ratio decreases, so that the edge becomes large engraved uranium reduction of machining accuracy.

因此本實施例中,將處理室內做爲0.1 Pa以下,理想 爲維持在0.06Pa以下的壓力來處理試料,可藉此抑制上 述問題點而實現處理條件。亦即維持上述壓力條件而將試 料表面做爲60 °C以下’可以提高膜材料的反應性來處理 ’且可提高處理速度,同時達成抑制阻劑遮罩之劣化且提 高加工精確度。 做爲此種條件之範圍,從排氣效率來看壓力下限爲 〇_025Pa,理想爲〇.〇3Pa,.此時要達到特定揮發量之溫度 下限爲45°C。在第5圖上’此〇.〇25Pa、45°C之點粗 〇 1 P a、6 0 °C之點的連線上方範圍,係以6 〇 〇c以下之範圍 來進行處理,可以達到上述作用•效果。 -15- 1364053 具體來說’將試料或試料台112之溫度T定在 Τ = 200ρ + 40 (i) Τ :溫度(°C ) P :壓力(Pa) 之線的上方’亦即τ = 6〇°c以下的範圍爲處理之理想條件 範圍。本實施例可藉由加大可實現此種處理條件之壓力、 溫度的範圍,來加大試料之處理製法的選擇或設定自由度 〇 更且在本實施例中,放電室之內側壁構件124或內側 處理室126等處理室內,係將面對電漿之構件的溫度,維 持在比試料台112或試料爲高來實施處理。此時如本圖所 示,藉由將處理室內壓力維持在O.lPa以下,會使處理室 內所產生之反應產生物的揮發性提高,藉此抑制產生物對 處理室內表面之再次附著,和此堆積所造成的異物產生。 將配置於處理室內而面對電漿之構件的溫度,調節爲 與放置在試料台上之處理中試料其面對電漿的表面溫度一 樣高,可抑制隨著處理產生之產生物附著堆積於處理室內 部的構件表面。另一方面,本實施例中爲了如此調節處理 室內的構件溫度,係配置有包圍放電室外側壁構件1 23之 外側壁面,接觸此者而安裝的加熱器134;藉由此加熱器 1 34之動作,將熱傳達到處理室內側,而將處理室內構件 例如內側壁構件1 24的表面溫度,調節爲比試料亦即半導 體晶圓212的表面溫度爲高。 -16- 1364053 • 此時’當試料表面溫度超過較高溫度例如60 °C時, 則必須將處理室內之內側壁構件1 2 4的溫度也設定爲此溫 度以上’而加熱器134溫度要變的更高。爲了降低此加熱 部分在使用者、作業員接觸時的危險,必須有以隔熱構件 等覆蓋處理室外壁面的確保安全手段,使構造變的更複雜 ’也需要設置空間,而增加設置與運用的成本。 本實施例中,將試料之處理中溫度做爲,理想 φ 爲50 °C以下,藉此針對將處理室內壁溫度調節爲比此溫 度更高來處理的處理裝置,可比先前更降低加熱裝置的運 ' 轉溫度’而不需要處理室的隔熱構件等。此時藉由將試料 之處理中壓力做爲0· IPa以下,理想爲〇.〇6Pa,更理想爲 0_05Pa以下’則在第3圖所示之處理具備高熔點金屬材料 所構成之膜的膜構造時,可以在上述溫度以下處理此處理 中的試料表面,而可使用更簡單構造之處理裝置來降低處 理中之異物產生,控制生產率。Therefore, in the present embodiment, the processing chamber is treated to have a pressure of 0.1 Pa or less, and it is preferable to maintain the pressure at 0.06 Pa or less to treat the sample, thereby suppressing the above problems and realizing the processing conditions. That is, maintaining the above pressure conditions and treating the surface of the sample at 60 ° C or lower can improve the reactivity of the film material to be treated and can increase the processing speed while achieving deterioration of the resist mask and improving the processing accuracy. As a range of such conditions, the lower limit of pressure from the viewpoint of exhaust efficiency is 〇_025Pa, ideally 〇.〇3Pa, and the lower limit of the temperature at which the specific volatile amount is reached is 45 °C. In the figure 5, the range above the line of '25 、, 〇25Pa, 45°C, 〇1 P a, 60 °C, is treated in the range of 6 〇〇c or less, which can be achieved. The above effects and effects. -15- 1364053 Specifically, 'set the temperature T of the sample or the sample stage 112 at Τ = 200ρ + 40 (i) Τ : temperature (°C) P : above the line of pressure (Pa)', that is, τ = 6 The range below 〇°c is the ideal condition range for processing. In this embodiment, the selection of the processing method of the sample or the degree of freedom of setting can be increased by increasing the range of pressure and temperature at which such processing conditions can be realized, and in the present embodiment, the inner side wall member 124 of the discharge chamber In the processing chamber such as the inner processing chamber 126, the temperature of the member facing the plasma is maintained higher than the sample stage 112 or the sample to perform the treatment. At this time, as shown in the figure, by maintaining the pressure in the processing chamber below 0.1 Pa, the volatility of the reaction product generated in the processing chamber is increased, thereby suppressing the reattachment of the product to the surface of the processing chamber, and Foreign matter caused by this accumulation. The temperature of the member disposed in the processing chamber facing the plasma is adjusted to be as high as the surface temperature of the sample facing the plasma in the treatment placed on the sample stage, thereby suppressing the deposition of the generated substance due to the treatment. The surface of the component inside the chamber is treated. On the other hand, in the present embodiment, in order to adjust the temperature of the member in the processing chamber in this manner, a heater 134 that surrounds the outer side wall surface of the discharge outdoor side wall member 213 and is in contact with the heater 134 is disposed; The heat is transmitted to the inside of the processing chamber, and the surface temperature of the processing chamber member such as the inner wall member 146 is adjusted to be higher than the surface temperature of the sample, that is, the semiconductor wafer 212. -16- 1364053 • At this time, 'When the surface temperature of the sample exceeds a higher temperature, for example, 60 °C, the temperature of the inner wall member 1 24 in the processing chamber must also be set to be above this temperature' and the temperature of the heater 134 is changed. Higher. In order to reduce the risk of the heating part being contacted by the user or the operator, it is necessary to ensure a safety measure by covering the outdoor wall surface with a heat insulating member or the like, and the structure is made more complicated. It is also necessary to set a space, and to increase the setting and application. cost. In the present embodiment, the temperature in the treatment of the sample is set to be φ of 50 ° C or less, whereby the treatment device that adjusts the temperature of the treatment chamber wall to be higher than the temperature can lower the heating device than before. It does not require heat-insulating members of the treatment chamber, etc. In this case, when the pressure in the treatment of the sample is 0. IPa or less, it is preferably 〇6〇, more preferably 0_05Pa or less, and the film having the film of the high-melting-point metal material is processed as shown in FIG. At the time of construction, the surface of the sample in this treatment can be treated below the above temperature, and a processing device of a simpler configuration can be used to reduce the generation of foreign matter in the process and control the productivity.

又,爲了實現〇 . 1 P a以下之低壓,係提高從晶圓上之 放電空間到排氣用泵爲止的電感,故必須將距離做爲最小 限度。此時將下部電極如第1圖般放在處理室中心最好, 而就使用未圖示之搬運用推高機構的缸筒或感測器的耐熱 溫度來看,電極溫度也以60°C以下爲佳。 又依本圖,在加工給之情況下,先前裝置使用溴化氫 做爲蝕刻氣體則可用較低溫度加工,但是藉由做爲低壓, 則氯氣也可以在60 °C以下進行蝕刻。藉此蝕刻用氣體種 類之選擇範圍會增加,可多方對應其他加工形狀之控制等 -17- 1364053 【圖式簡單說明】 [第1圖]表示本發明之電漿處理裝置中實施例之構造 槪略的剖面圖。 [第2圖]放大表示第1圖所示之實施例中試料台周邊 構造的示意圖。 [第3圖]以第1圖所示之實施例爲對象,用以實現半 導體裝置中配線構造之膜構造的示意圖。 [第4圖]以第1圖所示之實施例爲對象,用以實現# 導體裝置中配線構造之膜構造的示意圖。 [第5圖]針對第1圖所示之實施例之電漿處理裝置, 在處理第3圖或第4圖所示之膜構造之條件下,表示處理 溫度變化對於處理室內壓力變化之效果的圖表。 【主要元件符號說明】 111 :大氣閘閥 112 :試料台 1 1 3 :波導管 1 1 4 :磁控管 115 :平板 116 :噴氣板 1 17 :放電室 Π8 :緩衝室 -18- 1364053 119 :處理氣體管線 120 :切斷閥 1 2 1 :控制器 122 :下部環 123 :放電室外側壁構件 124 :內側壁構件Further, in order to achieve a low voltage of less than 1 P a , the inductance from the discharge space on the wafer to the exhaust pump is increased, so the distance must be minimized. In this case, it is preferable to place the lower electrode in the center of the processing chamber as shown in Fig. 1, and the electrode temperature is also 60 °C in terms of the heat resistance temperature of the cylinder or the sensor of the transporting and pushing mechanism (not shown). The following is better. According to the figure, in the case of processing, the prior device uses hydrogen bromide as an etching gas to process at a lower temperature, but by using it as a low pressure, the chlorine gas can also be etched below 60 °C. Thereby, the selection range of the gas type for etching is increased, and the control of the other processing shapes can be controlled in many ways. -17-1346053 [Simplified description of the drawings] [Fig. 1] shows the structure of the embodiment of the plasma processing apparatus of the present invention. Slightly sectional view. [Fig. 2] is a schematic enlarged view showing the structure around the sample stage in the embodiment shown in Fig. 1. [Fig. 3] A schematic view of a film structure for realizing a wiring structure in a semiconductor device, in the embodiment shown in Fig. 1. [Fig. 4] A schematic view of a film structure for a wiring structure in a conductor device, for the embodiment shown in Fig. 1. [Fig. 5] The plasma processing apparatus of the embodiment shown in Fig. 1 shows the effect of the change in the treatment temperature on the pressure change in the treatment chamber under the condition of processing the membrane structure shown in Fig. 3 or Fig. 4 chart. [Description of main component symbols] 111: Atmospheric gate valve 112: Sample stage 1 1 3 : Waveguide 1 1 4 : Magnetron 115: Flat plate 116: Air plate 1 17 : Discharge chamber Π 8 : Buffer chamber -18 - 1364053 119 : Treatment Gas line 120: shut-off valve 1 2 1 : controller 122: lower ring 123: discharge outdoor side wall member 124: inner side wall member

125 :放電室基底板 1 2 6 :內側處理室 1 2 7 :電極基座 1 2 8 :內側下部處理室 1 2 9 :流量調整閥 1 3 0 :排氣用主泵 1 3 1 :閥 1 3 2 :配管 1 3 3 :壓力計125: discharge cell base plate 1 2 6 : inner processing chamber 1 2 7 : electrode base 1 2 8 : inner lower processing chamber 1 2 9 : flow regulating valve 1 3 0 : exhaust main pump 1 3 1 : valve 1 3 2 : piping 1 3 3 : pressure gauge

1 3 4 :加熱器 211 :下部電極 2 1 2 :晶圓 2 1 3 :冷媒循環用溝 214 :介電質膜 2 1 5 :靜電吸附直流電源 2 1 6 :局頻電源 2 1 7 :循環調溫器 2 1 8 :可撓性管 -19- 1364053 219 :溫度調節部 220 :循環泵 221 :上側面蓋 3 1 1 :矽基板 312 : High,k 膜 3 1 3 :閘極膜 3 1 4 :含金屬之閘極膜1 3 4 : Heater 211 : Lower electrode 2 1 2 : Wafer 2 1 3 : Refrigerant circulation groove 214 : Dielectric film 2 1 5 : Electrostatic adsorption DC power supply 2 1 6 : Local frequency power supply 2 1 7 : Cycle Thermostat 2 1 8 : Flexible tube -19- 1364053 219 : Temperature adjustment unit 220 : Circulation pump 221 : Upper side cover 3 1 1 : 矽 Substrate 312 : High, k Film 3 1 3 : Gate film 3 1 4: Metal-containing gate film

3 1 6 :阻劑遮罩3 1 6 : Resistive mask

-20--20-

Claims (1)

1364053 第096106455號專利申請案 中文申請專利範圍修正本 民國99年11月17日修正 十、申請專利範圍 1·—種電漿處理方法,係將試料配置於真空容器內 部之處理室內’於該處理室內形成電漿進行處理者,該試 料係於表面具有包含高熔點金屬膜及配置於其下方之 High-k材料膜的膜構造者;其特徵爲具備:1364053 Patent application No. 096106455 Patent application for amendment of the scope of patent application in the Republic of China on November 17, 1999. Patent application scope 1. The method of plasma treatment is to arrange the sample in the processing chamber inside the vacuum container. The plasma is processed in the room, and the sample is a film structure having a high melting point metal film and a High-k material film disposed under the surface; and the sample is characterized by: 將上述處理室內之壓力P設爲〇.1Pa以下之步驟;將 上述處理中之試料之溫度下調節爲60 °C以下,調節爲較 200P + 40高之値的步驟;及將上述處理室之內壁表面之溫 度調節爲較上述處理中之試料之溫度高之値的步驟。 2 ·如申請專利範圍第1項所記載之電漿處理方法, 其中,上述高熔點金屬膜之下方的膜,係包含給(Hf)之 上述Hi-k材料的膜。a step of setting the pressure P in the processing chamber to 〇1 Pa or less; adjusting the temperature of the sample in the above treatment to 60 ° C or lower, adjusting to a temperature higher than 200 P + 40; and treating the processing chamber The temperature of the inner wall surface is adjusted to be higher than the temperature of the sample in the above treatment. The plasma processing method according to claim 1, wherein the film below the high melting point metal film contains a film of the Hi-k material of (Hf). 3 ·如申請專利範圍第1項或第2項所記載之電獎處 理方法,其中’上述高熔點金屬膜係由鈦(Ti )、鎳(Ni ) '鉬(Mo) '釕(Ru)、給(Hf)、鉬(Ta)、鎢(w )、鍊(Re )、銥(ir )、鈾(Pt )、鑭(La )、銪(Eu )、鏡(Yb)中之單體或複數物質的複合或化合物所構成 4_如申請專利範圍第1項或第2項所記載之電漿處 理方法,其中,上述真空容器內配置了具有鋁或其合金製 之基材與配置於其表面之陶瓷構成之絕緣體膜的試料台, 而上述試料放置於上述絕緣體膜上;藉由配置在上述基材 內之溫度調節手段,將上述試料之溫度調節成爲60°C以下 1364053 5. 如申請專利範圍第1項或第2項所記載之電漿處 埋方法,其中,對上述真空容器內供給氯(C1)或溴化氫 (HBr),蝕刻上述閘極用膜來形成上述閘極構造。 6. —種電漿處理裝置,其特徵係具有: 配置於真空容器內而在其內側形成電漿的處理室; 試料台,其被配置於該處理室內之下部,上面載置有 上述電漿之處理對象之試料,該試料爲表面具有包含高熔 點之金屬膜及配置於其下方之High-k材料膜的膜構造者 :及 加熱器’被配置於上述處理室外,用於將上述處理室 中面對上述電漿之構件之表面,加熱到上述試料之處理中 之溫度以上; 在上述處理室內形成上述電漿,使上述處理室內之壓 力P成爲O.lPa以下,而且調節上述處理中之試料之溫度 T爲60°C以下’調節成爲較200P + 40高之値,而進行上述 試料的處理。 7. 如申請專利範圍第6項所記載之電漿處理裝置, 其中’上述高熔點金屬膜之下方的膜,係包含耠(Hf)之 上述Hi-k材料的膜。 8 ·如申請專利範圍第6項或第7項所記載之電漿處 理裝置’其中,上述高熔點金屬膜,係由鈦、鎳、鉬 '釕 、铪、鉅、鎢、銶、銥、鉑、鑭、銪、鏡中之單體或複數 物質的複合或化合物所構成^ 9.如申請專利範圍第6項或第7項所記載之電漿處 -2- I364〇53 理裝置’其中’於上述真空容器內被配置具有鋁或其合金 製之基材與配置於其表面之陶瓷構成之絕緣體膜的試料台 . ’上述試料被載置於上述絕緣體膜上;在上述基材內部被 供給調節成爲特定溫度的冷媒,而使上述試料之溫度調節 成爲6 0 °C以下。 10.如申請專利範圍第6項或第7項所記載之電漿處 理裝置’其中,對上述真.空容器內供給氯或溴化氫,蝕刻 # 上述閘極用膜來形成上述閘極構造。3. The method of treating a credit according to the first or second aspect of the patent application, wherein the above high melting point metal film is made of titanium (Ti) or nickel (Ni) 'molybdenum (Mo) '钌(Ru), Monomer or plural in (Hf), molybdenum (Ta), tungsten (w), chain (Re), iridium (ir), uranium (Pt), lanthanum (La), europium (Eu), mirror (Yb) The plasma processing method according to the first or second aspect of the invention, wherein the vacuum container is provided with a substrate made of aluminum or an alloy thereof and disposed on the surface thereof. a sample stage of an insulator film made of ceramic, wherein the sample is placed on the insulator film, and the temperature of the sample is adjusted to 60 ° C or less by using a temperature adjusting means disposed in the substrate. The method of embedding plasma according to the first or second aspect, wherein chlorine (C1) or hydrogen bromide (HBr) is supplied into the vacuum vessel, and the gate film is etched to form the gate structure. 6. A plasma processing apparatus, comprising: a processing chamber disposed in a vacuum vessel to form a plasma inside thereof; and a sample stage disposed in a lower portion of the processing chamber, on which the plasma is placed The sample to be processed is a film structure having a metal film having a high melting point and a High-k material film disposed under the surface, and a heater 'positioned in the processing chamber for the above-mentioned processing chamber The surface of the member facing the plasma is heated to a temperature higher than the temperature of the sample; the plasma is formed in the processing chamber so that the pressure P in the processing chamber is equal to or less than 0.1 Pa, and the above treatment is adjusted. The temperature of the sample T was 60 ° C or lower and the temperature of the sample was adjusted to be higher than 200 P + 40 to carry out the treatment of the above sample. 7. The plasma processing apparatus according to claim 6, wherein the film below the high melting point metal film is a film of the above Hi-k material containing hafnium (Hf). 8. The plasma processing apparatus according to claim 6 or 7, wherein the high melting point metal film is made of titanium, nickel, molybdenum, niobium, tantalum, tungsten, lanthanum, cerium, platinum. , 镧, 铕, 单体 单体 单体 单体 单体 单体 单体 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. 9. A sample stage having a substrate made of aluminum or an alloy thereof and an insulator film made of a ceramic disposed on the surface thereof is disposed in the vacuum container. The sample is placed on the insulator film, and is supplied inside the substrate. The temperature of the sample is adjusted to 60 ° C or lower by adjusting the refrigerant to a specific temperature. 10. The plasma processing apparatus according to claim 6 or 7, wherein chlorine or hydrogen bromide is supplied into the vacuum container, and the gate film is etched to form the gate structure. .
TW96106455A 2007-02-26 2007-02-26 Plasma processing device and plasma processing method TW200836232A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW96106455A TW200836232A (en) 2007-02-26 2007-02-26 Plasma processing device and plasma processing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW96106455A TW200836232A (en) 2007-02-26 2007-02-26 Plasma processing device and plasma processing method

Publications (2)

Publication Number Publication Date
TW200836232A TW200836232A (en) 2008-09-01
TWI364053B true TWI364053B (en) 2012-05-11

Family

ID=44819878

Family Applications (1)

Application Number Title Priority Date Filing Date
TW96106455A TW200836232A (en) 2007-02-26 2007-02-26 Plasma processing device and plasma processing method

Country Status (1)

Country Link
TW (1) TW200836232A (en)

Also Published As

Publication number Publication date
TW200836232A (en) 2008-09-01

Similar Documents

Publication Publication Date Title
US7825018B2 (en) Plasma oxidation method and method for manufacturing semiconductor device
JP5454467B2 (en) Plasma etching processing apparatus and plasma etching processing method
US7815740B2 (en) Substrate mounting table, substrate processing apparatus and substrate processing method
US20060081337A1 (en) Capacitive coupling plasma processing apparatus
JPH09260474A (en) Electrostatic chuck and wafer stage
US20190304814A1 (en) Plasma processing apparatus
CN112420471B (en) Edge ring, plasma processing device and method for manufacturing edge ring
KR102891424B1 (en) Etching method, substrate processing apparatus, and substrate processing system
US20240162047A1 (en) Etching method, method for manufacturing semiconductor device, etching program, and plasma processing apparatus
JP2005039015A (en) Plasma processing method and apparatus
US20090203219A1 (en) Plasma etching method, plasma etching apparatus and computer-readable storage medium
US8071446B2 (en) Manufacturing method of semiconductor device and substrate processing apparatus
CN112786442B (en) Plasma processing method and plasma processing device
CN112530799B (en) Method for etching silicon oxide film and plasma processing apparatus
CN112185789A (en) Etching method and plasma processing apparatus
JP4861208B2 (en) Substrate mounting table and substrate processing apparatus
TWI364053B (en)
JP5193481B2 (en) Plasma processing method and plasma processing apparatus
TWI878313B (en) Modulating film properties by optimizing plasma coupling materials
US7807581B2 (en) Plasma processing apparatus and plasma processing method
KR100866935B1 (en) Plasma treatment apparatus and plasma treatment method
US20200303203A1 (en) Method of etching film and plasma processing apparatus
JP4481921B2 (en) Plasma process method and plasma process apparatus
JP7590630B1 (en) Method for manufacturing a hard mask
JP2001217304A (en) Substrate stage, substrate processing apparatus and substrate processing method using the same

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees